CSC258 Prelab (Lab 6)

Part 1: Sequence Recognizer

- 1. Given the starter circuit, the reset signal is an asynchronous reset that is active high. During tests, the reset should be used when we want to test a new sequence of 4 numbers without influence from the previous inputs.
- 2. Below is the state table and assigned flip flop values for each state

Input State	F2	F1	F0	W (Input)	F2	F1	F0	Output State
Α	0	0	0	0	0	0	0	Α
Α	0	0	0	1	0	1	0	В
В	0	1	0	0	0	0	0	А
В	0	1	0	1	1	1	0	С
С	1	1	0	0	1	0	1	E
С	1	1	0	1	1	1	1	D
D	1	1	1	0	1	0	1	E
D	1	1	1	1	1	0	0	F
E	1	0	1	0	0	0	0	Α
E	1	0	1	1	0	0	1	G
F	1	0	0	0	1	0	1	E
F	1	0	0	1	1	0	0	F
G	0	0	1	0	0	0	0	Α
G	0	0	1	1	1	1	0	С

Note, that some of the transitions change more than 1 bit. It is impossible to design a state table for this FSM where each transition changes a maximum of 1 bit because there are 5 different states that either transition to or transition from E.

Below are the K-maps to determine the circuits that will implement the logic from the state table.

	1
Karnaugh Map For to	Kornaugh Map for Fo
F.W F.W F.W F.W	FOW FOW FOW FOW
F2F, O O (I) O	F2F, 0000
F.F. O II X X	EF O O X X
F.F. (1 1) 1)	FF DO 1
F.F. (1 1/0 0	12 = 1
Fif, (1 1)	F ₂ F ₁ U O U O
TE.CC C =-	
F2F0 + F2F, + F, W+F2F0W	F2 F0 W+F2 F, F0 + F2 F, W
	+F2F,FOW
Karnaugh Map For F.	
FOW FOW FOW	
F.E. O (1) O	
FF. O XIX X	
F.F. O IV O O	
F. 0 0 0 0	· · · · · · · · · · · · · · · · · · ·
711 3 3 0	
FINEN	
FIFOW+F2W	

5. Below outlines a test plan for this FSM.

Prep: set clock tick to 1Hz, Async Reset the state and finally, turn on the Enable for the state.

Test 1: Turn W to 1 and watch 4 clock cycles pass and check if Z becomes 1. Let some more clock cycles pass and check if Z maintains its value of 1.


This test shows that the FSM detects the pattern 1111

Test2: Reset the state and turn W to 1 for 3 clock cycles. Turn W to 0 for the next clock cycle and turn W to 1 for the clock cycle after. Check to see that Z is 1 for that clock cycle


This test shows that the FSM detects the pattern 1101

Below are screen shots showing parts of Test 1.


Cycle 1:




Cycle 2:



Cycle 3:



Cycle 4:



Part 2: FSM For $CX^2 + Bx + A$


Below is a plan to complete the required computation along with 4-bit state representations for each step.

Steps for datapath
Step 1-4: load in C,x,A,B (states: 0000,0001)
Step 5: Store BZ in Register B (State: 0110)
Short st P A P I all all
Step 6: Store Bx+A in Register B (State: 0111)
cho 7: ch
Step 7: Store X2 in Register A (State: 0101)
Step 8: Store (X2 in Register A (state: 0100)
<u> </u>
Step 9: add Register A to Register B (State: 1100)
Done State

Below is a state table for all states of my controller and the signals for each ALU component

State	ld_a	ld_b	ld_c	ld_x	alu_select_a	alu_select_b	ld_alu_out	alu_op	ld_r	next_state
0000	0	0	1	0	00	00	0	0	0	0001
0001	0	0	0	1	00	00	0	0	0	0011
0011	1	0	0	0	00	00	0	0	0	0010
0010	0	1	0	0	00	00	0	0	0	0110
0110	0	1	0	0	01	11	1	1	0	0111
0111	0	1	0	0	01	00	1	0	0	0101
0101	1	0	0	0	11	11	1	1	0	0100
0100	1	0	0	0	00	10	1	1	0	1100
1100	0	0	0	0	00	01	0	0	1	1100

Test and Screenshots: C=4, X=3, B=6, A=2 Expected Output: 56



As seen in the final screenshot, the Output is indeed 56. (3*16 + 8)