


\nearrow n bits to load
 \nearrow n-1 bits to read.

SERIAL IN SERIAL OUT


REGISTERS:-



L. 4 bit serial in serial out register.


Example : 9-1

Data input	CLK	Q_0	Q_1	Q_2	Q_3	Q_4
0	0	0	0	0	0	0
1	1	1	0	0	0	0
1	2	1	1	0	0	0
0	3	0	1	1	0	0
1	4	1	0	1	1	0
0	5	0	1	0	1	1




Related problem

CLK	Data input	Q_0	Q_1	Q_2	Q_3	Q_4
0	0	0	0	0	0	0
1	0	0	0	0	0	0
2	0	0	0	0	0	0
3	1	1	0	0	0	0
4	0	0	1	0	0	0
5	1	1	0	1	0	0




SERIAL IN PARALLEL OUT

SHIFT REGISTERS:-



Example: 9.2 & Related problem

CLK	Data Input	Q ₀	Q ₁	Q ₂	Q ₃
0	1	1	1	1	1
1	0	0	1	1	1
2	1	1	0	1	1
3	1	1	1	0	1
4	0	0	1	1	0
5	0	0	0	1	1
6	0	0	0	0	1
7	0	0	0	0	0




PARALLEL INPUT

1 bit to load

0 bit to read.

PARALLEL OUTPUT:-



CLK	D ₀	D ₁	D ₂	D ₃	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0	0	0	0	0
1	1	1	0	1	1	1	0	1

required only one clock pulse.


Section: 9.2

Q.4

clk	data in	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0	0
1	1	1	0	0	0
2	0	0	1	0	0
3	1	1	0	1	0

=> After three clock pulses

Q₃Q₂Q₁Q₀ = 0101




Q.5

⇒ Truth table


CLK	Data In	Q ₀	Q ₁	Q ₂	Q ₃
0	1	1	1	1	1
1	1	1	1	1	1
2	0	0	1	1	1
3	0	0	0	1	1
4	1	1	0	0	1
5	1	1	1	0	0
6	0	0	1	1	0
7	1	1	0	1	1
8	0	0	1	0	1
9	1	1	0	1	0
10	1	1	1	0	1
11	1	1	1	1	0
12	0	0	1	1	1
13	0	0	0	1	1

Q-5



Q.6


CLK	Data in	Q ₀	Q ₁	Q ₂	Q ₃
0	1	1	1	1	1
1	0	0	1	1	1
2	1	1	0	1	1
3	1	1	1	0	1
4	0	0	1	1	0
5	1	1	0	1	1
6	0	0	1	0	1
7	1	1	0	1	0
8	0	0	1	0	1
9	0	0	0	1	0




Q.9

clk	data	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	Q ₈	Q ₉
0	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0
2	1	0	0	0	0	0	0	0	0	0	0
3	0	0	1	1	0	0	0	0	0	0	0
4	0	0	0	1	1	0	0	0	0	0	0
5	1	1	0	0	1	1	0	0	0	0	0
6	1	1	1	0	0	1	1	0	0	0	0
7	0	1	1	1	0	0	1	1	0	0	0
8	1	1	0	1	1	0	1	1	1	0	0
9	1	1	1	0	1	1	1	0	1	1	0
10	0	0	1	1	1	1	1	0	0	1	1
11	0	0	0	1	1	0	1	1	0	0	1
12	1	1	0	0	1	1	1	1	1	0	1
13	1	1	1	0	0	1	1	1	1	1	1
14	1	1	1	1	0	1	1	1	1	1	1
15	0	0	1	1	1	0	1	1	1	1	1
16	0	0	1	1	1	1	0	1	1	1	1
17	1	1	1	0	1	1	1	0	1	1	1
18	1	1	1	0	1	1	1	0	1	1	1
19	0	0	1	1	1	1	1	0	1	1	1
20	0	0	1	1	1	1	1	0	1	1	1

→ Required output






clk	data input	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	Q ₈	Q ₉	Q ₁₀
1	0	0	0	0	0	0	0	0	0	0	0	0
2	1	1	0	0	0	0	0	0	0	0	0	0
3	0	0	1	0	0	0	0	0	0	0	0	0
4	1	1	0	1	0	0	0	0	0	0	0	0
5	0	0	1	0	1	0	0	0	0	0	0	0
6	0	0	0	1	0	1	0	0	0	0	0	0
7	1	1	0	0	1	0	1	0	0	0	0	0
8	1	1	1	0	0	1	0	1	0	0	0	0
9	1	1	1	1	0	0	1	0	1	0	0	0
10	0	0	1	1	1	0	0	1	0	1	0	0
11	0	0	0	1	1	1	0	0	1	0	1	0
12	1	1	0	0	1	1	1	0	0	1	0	0
13	0	0	1	0	0	1	1	1	0	0	1	0
14	0	0	0	1	0	0	1	1	1	0	0	0
15	1	1	0	0	1	0	0	1	1	1	0	0
16	0	1	1	0	0	1	0	0	1	1	1	0
17	0	0	1	1	0	0	1	0	0	1	1	0
18	1	1	0	1	1	0	0	1	0	0	0	0
19	1	1	1	0	1	1	0	0	1	0	0	0
20	0	0	1	1	0	1	1	0	0	1	0	0

PA SR

PARALLEL IN SERIAL OUT



EXAMPLE : 9-3

$D_0 = 1$ $D_1 = 0$ $D_2 = 1$ $D_3 = 0$

CLK	Shift/ \overline{load}	Q_0	Q_1	Q_2	Q_3
1	0	1	0	1	0
2	1	0	1	0	1
3	1	0	0	1	0
4	1	0	0	0	1
5	1	0	0	0	0
6	1	0	0	0	0

