




Scanned with CamScanner




Scanned with CamScanner




Scanned with CamScanner




Scanned with CamScanner




Scanned with CamScanner






Scanned with CamScanner


0 X	mot y
0       X       X       Memory       Mer         1       0       0       Memory       Mer         1       0       1       0       1         1       1       0       1       0         1       1       0       1       0         1       1       1       Not used       Not	61.4
1 0 1 0 1 1 1 0 1 0	m017
1 1 0 1 0 1 1 1 Not used Not	
1 1 1 Notused Not	
1 1 1 Not used Not TRUTH ABLE FOR	
IRVIH ABLE FPR	usec
D PLIP PLOP:	
Secretary Secretary 1	




Scanned with CamScanner





Scanned with CamScanner





Scanned with CamScanner















=> EDGE TRIGGERED JUP
LOGE TRIGGERED NUP
JLOPS:
July :
Flip-flops are synchronous bistable
devices, also know nas "bistable multivib-
-tators". In this case, the term synchronous
means that the output changes state
only at a specified point on the
triggering input called the clock (CLK),
which is designated as a control input, c;
that is, changes in the output occur in
synchronization with the clock.
la line de l'alle de con clote
=> An edge triggered dlip dlop changes state
either at the positive edge (rising edge)
or at the negative edge (falling edge)
of the clock pulse and is sensitive to
its inputs only at this transition of the
clock.
T Company of the Comp
=> Three types of - flip flops are:
1- SR Flip-flop
Company of the Table To California Company
a- D Flip-flop
3- J-K Flip-flop.

## => THE EDGE TRIGGERED S-R FLIP FLOP: -The s and R inputs of the S-R 4lip 4lop are called synchronous inputs because data on these inputs are transferred to the glip glops output only on the triggering edge of the clock pulse => When S is high and R is low, the output a goes high on the triggering edge of the clock pulse. -> 41ip 41op is set => When S is low and R is high, the output a goes low on the triggering edge of the clock pulse -> 4lip 4lop is reset => When both S and R are low, the output a does not change from its prior state. -memory => When both s and R are high, an invalid condition occurs on triggering edge of the clock pulse condition.




Scanned with CamScanner


TIVE EDGE
To memory memory  To IC  To IC
↑ memory memory  ↑ D I  ↑ TC IC
TC IC
TC IC
TC IC
1 TC TC
1 TC TC
TIVE EDGE
TIVE EDGE
SR Jup Jeop:-
MBOL:
MBOL:


Scanned with CamScanner

5	R	CLK	Q	0
. 3	her the	Total Affaction	and the state	Ser Si
0	0	1. 16	memory	memory
	Method Co	6.7 (a) B1	det je gilite.	Chine 618
1	0	1	1	0
			4-95-51	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0	L	1	0	
			-	
1	1	1	7C	TC
	*			
1,000			200	
	e operation tive edo the same triggered g edge gering ed	01 016	th table do ed SR dlip ose don a p except that clock pulse	or a flop positive it the is the




Scanned with CamScanner








Scanned with CamScanner

=> At clack pulse 1, S is Low and R is HIGH , So Q remains Low: (Reset) => At clock pulse 2, S is HIGH and R is Low, so a goes HIGH (set) => At clock pulse 3, S is low and R is HIGH, so Q goes Low- (Reset) => At clock pulse 4, S is HIGH and R is LOW, SO Q GOES HIGH (Set) => At clock pulse 5, S is HIGH and R is low, SO Q remains HIGH (set) => At clock pulse 6, S is HIGH and R is low, so a remains HIGH. (set) => Once Q is determined, Q is easily found since it is simply the complement of a.










Scanned with CamScanner




## HE EDGE RIGGERED

T-K FLIP FLOP:

The J-K dlip dlop is a versatile and is a widely used type of dlipdlop. The dunctioning of the J-K dlipdlop is identical to that of the S-R dlipdlop in the SET, RESET and no change conditions of operation. The difference is that J-K glip glop has no invalid state as does the SR glip glop. The differs from the S-R edge triggered flip flop in that the Q output is connected back to the input of gate G2 and the Q output is connected back to the input of gate Gi.


- => When J is HIGH and K is low, the a output goes high on the triggering edge of the clock pulse.
- => When I is low and K is HIGH ,: the a output goes low on the triggering edge of the clock pulse





Scanned with CamScanner

	-	ABLE		
	IRUTH	MOL		
LK	t	K	Q	Ø
1	1	0	1	0
1	1 1 1 1 1			
1	0	1	0	1
1	MOTE AND	0	Memory	Memory
1	1	1	Qn	Qn
		1		
<b>^</b> =	clock tran	sition	Low to HICT	H
Qn=	output 1	evel price	or to clock	tiansition
Qn=	output 1	evel price	GE TRIG	tiansition
Qn=	vegati	evel pric	GE TRIG	tiansition
Qn=	vegati	evel pric	GE TRIG	tiansition
Qn=	vegati	evel pric	GE TRIG	tiansition
Qn=	OUTPUT I	evel pric	GE TRIG	tiansition

Scanned with CamScanner









Scanned with CamScanner

CKAPPELS : STEEL => since, this is a negative edge triggered glip glop, as indicated by the" bubble" at the clock input, the a output will change only on the negative going edge of the clock pulse. => At clock pulse 1, I and K both are low, so a does not change to its prior/initial state and temains RESET => At clock pulse 2, J and K both are HIGH , so because it is a toggle condition a goes HIGH. => At clock pulse 3, I is HIGH and K is LOW , so 0 temains HIGH-=> At clock pulse 4, J is Low and K is HIGH , SO Q GOES low. (RESET) => At clock pulse 5, I is low and K is HIGH, SO Q remains low- (RESET) SEADON THE TOPICO



- => At clock pulse 1, I is Low and K is
  Low, so a does not change from its
  initial state and remains RESET.

  >> At clock pulse 2, I and K both are
- => At clock pulse 2, J and K both are
  HIGH, because it is a toggle condition,
  Q goes HIGH. (SET)
- => At clock pulse 3, I is Low and K
  is HIGH, so Q goes Low- (RESET)
- -=> At clock pulse 4, I is HIGH and K is Low, so Q goes HIGH (SET)
- => At clock pulse 5, J is HIGH and k is Low, so a remains HIGH (SET)
- => At clock pulse 6, I and K both are HIGH, and because it is a toggle condition, Q goes low. (RESET)
- => At clock pulse 7, I is low and K
  is HIGH, so Q temains Low. (RESET)



Scanned with CamScanner

=> At clock pulse 1, I is low and K is low, so a does not change from its initial state and glip glop Hemains RESET. are high, and because it is a toggle condition, a goes high (SET) and K is Low, so a remains HIGH (SET) => At clock pulse 4, I is low and K
is High, so a goes low. (RESET) => At dock pulse 5, I is low and K is HIGH, so Q temains Low. (RESET) are HIGH, and because it is a toggle condition a goes HIGH-=> At clock pulse 7, I is HIGH and K
is low, so a remains HIGH. (SET)