# Lab 2: Adding a Hardware IP



National Chiao Tung University Chun-Jen Tsai 3/23/2018

# Lab Description


- ☐ In this lab, you will have to do two things:
  - Port find\_face.c to a SW platform with FreeRTOS kernel
  - Add a HW IP module into Zynq 7020 to "accelerate" the performance of the find\_face application
- □ For HW IP design, you must modify the template RTL code generated by Vivado to implement the inner-loop of the compute\_sad() function
- ☐ Give your TA a demo on 4/11 (Wednesday night)

# The Target of HW "Acceleration"

□ We will try to accelerate the compute\_sad() function:


#### How to Create an IP on ZedBoard?


□ Create an empty Zynq platform using Vivado, then select "Create and Package New IP" menu:



# Select IP Type and Name Your IP

□ Enter the IP Name, version number, and description:






Change the location of the "IP repository" so that it will locate inside your project directory. Note that the default location is in a shared location!


# Configure Your IP

□ You must determine the bus type, the slave/master mode, and the number of I/O registers of your IP




### Add the new IP to the IP Catalog

Now you can add an template IP called compute\_sad to the IP catalog so that it can be reused later




### Add the IP to Your Block Diagram

□ Add an instance of the new IP to the Zynq platform:




#### Run Block & Connection Automations




## Create the HDL Wrapper

□ Create HDL wrapper, including a template IP source code for the compute\_sad module




## Now, Edit the IP Verilog Source Code

□ Invoke another Vivado instance for IP editing:




# IP Packager Runs in a 2<sup>nd</sup> Vivado IDE




# The Template RTL Model

□ The IP template contains the Verilog code to handle the read/write requests to the I/O registers from another IPs (including the processor)




# Update File Groups

□ After IP editing, you must update the modified files




## Repackage IP

□ You must repackage your IP when the editing is done




# Check IP Status after IP Editing

□ If you changed an IP, you must upgrade the platform:



#### Update IP and the Platform

□ You must update the IP and refresh the platform:




#### How Can CPU Talk to the IP

- □ Today, modern CPU communicates with an IP using memory-mapped I/O operations:
  - Some memory addresses (called I/O addresses) will be mapped to the registers inside a HW IP
  - CPU work with the IP by reading/writing these addresses
- □ Each HW IP in a Vivado HW platform has a base address assigned by the IP Integrator, all its registers are addressed w.r.t. the base address

| SW addresses   | LSB of Address offsets                                   | Register to access                           |
|--|--|--|
| BASEADDR + 0 BASEADDR + 4 BASEADDR + 8 BASEADDR + 12 | 8'b00000000<br>8'b00000100<br>8'b00001100<br>8'b00001100 | slv_reg0<br>slv_reg1<br>slv_reg2<br>slv_reg3 |


### Checking the Base Address of the IP

□ Use Window → Address Editor to see the I/O addresses



# AXI4-Lite† Single Read Operation

- ☐ If a register is read by the processor, the AXI bus signal "axi\_arready" inside the IP will be triggered
- ☐ The timing diagram of a AXI4-Lite single-word read transaction within the HW IP:




# HDL Code for CPU Reading Registers

□ The RTL code to handle register read:

```
assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
always @(*)
  case ( axi araddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB] )
    4'h0 : req_data_out <= slv_req0;
    4'h9 : reg_data_out <= slv_reg9;
    default : req_data_out <= 0;</pre>
  endcase
always @ ( posedge S_AXI_ACLK )
begin
  if ( S AXI ARESETN == 1'b0 )
    axi_rdata <= 0;</pre>
  else if (slv_req_rden)
    axi_rdata <= reg_data_out; // register read data</pre>
end
```

# AXI4-Lite<sup>†</sup> Single-Write Operation

☐ The timing diagram of a AXI4-Lite single-word write transaction within the HW IP:



# HDL Code for CPU Writing Registers

#### □ The RTL code to handle register write:

```
assign slv_req_wren = axi_wready && S_AXI_WVALID &&
                                      axi awready && S AXI AWVALID;
always @ ( posedge S AXI ACLK )
begin
  if ( S AXI ARESETN == 1'b0 )
    slv_reg0 <= 0; slv_reg1 <= 0; . . . slv reg9 <= 0;
  else if ( slv_req_wren )
    case ( axi awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
      4'h2:
        for (byte = 0; byte <= (DATA_WIDTH/8)-1; byte = byte+1)
        begin
          if ( S AXI WSTRB[byte] == 1 )
            slv_req2[(byte*8) +: 8] <= S_AXI_WDATA[(byte*8) +: 8];
        end
      default:
          begin
            slv_req0 <= slv_req0; . . . slv_req9 <= 0;
          end
    endcase
end
```

# How Many Registers Do You Need?


- □ For Lab2, the IP computes the sum-of-absolute-differences of 32 pixel pairs, where each pixel has 8 bits. In short, the HW IP needs 18 registers
  - Inputs:
    - Eight 32-bit registers, face [0:7] [31:0], for the face pixels.
    - Eight 32-bit registers, group [0:7] [31:0], for the group pixels
  - Input/output:
    - A command/status register, hw\_active, to trigger the HW IP to begin the computation, and to notify CPU when it is done
  - Output:
    - A 32-bit register, sad\_result, to return the result of SAD

# Export HW and Create a SW Project

- □ Export the HW to the SDK
- □ Create a FreeRTOS

  application project, name it

  find\_face\_rtos.
- Select the template: "FreeRTOS Hello World", as your starting point, then port find\_face.c from Lab 1 into this application



#### **FreeRTOS**

- □ FreeRTOS<sup>TM</sup> is a real time operating system (RTOS) from Real Time Engineers Ltd.
  - FreeRTOS supports almost all popular CPU architecture
  - Free to use in commercial products, no need to release code
  - Less than 20,000 lines of code; less than 9KB runtime image
  - Great for IoT's
- □ For general information, check FreeRTOS website: http://www.freertos.org
- ☐ For coding style and naming conventions, check:


  <a href="http://www.freertos.org/FreeRTOS-Coding-Standard-and-Style-Guide.html">http://www.freertos.org/FreeRTOS-Coding-Standard-and-Style-Guide.html</a>

#### FreeRTOS Kernel Model


- □ FreeRTOS is different from Linux:
  - Linux is a standalone executable code that spawns many processes, one for each application
  - FreeRTOS is a kernel library that is linked with the application program, it can only execute one single program, but the program can spawn many threads.
- □ Note that, a FreeRTOS kernel refers to its "threads" by the name "tasks."
- □ A tutorial on FreeRTOS programming is available at: http://www.freertos.org/tutorial/

## Create the Initial Template Application

□ Select the Hello World template:




□ Rename the main file to find\_face.c



# FreeRTOS "Hello World" Template

□ The "Hello World" template is a two-tread application:



## Tasks in the "Hello World" Template

```
static void prvTxTask(void *pvParameters) {
  send buf[] = "Hello World";
 const TickType t x1second = pdMS_TO_TICKS(DELAY_1_SECOND);
  for(;;) {
   vTaskDelay(x1second);
   xQueueSend(xQueue, send buf, OUL);
static void prvRxTask(void *pvParameters) {
  char recv_buf[15];
 for(;;) {
   xQueueReceive(xQueue, recv_buf, portMAX_DELAY);
   xil_printf("Rx task received string from Tx task: %s\r\n", recv_buf);
    RxtaskCntr++;
int main() {
 /* Create the two tasks */
 xTaskCreate(prvTxTask, "Tx", STACK_SIZE, NULL, TASK_PRIORITY, &xTxTask);
 xTaskCreate(prvRxTask, "GB", STACK_SIZE, NULL, NULL, TASK_PRIORITY + 1, &xRxTask);
 xQueue = xQueueCreate(1, sizeof(send buf));
```

#### Thread Control in "Hello World"

- ☐ The two tasks in "Hello World" only runs for about 10 seconds. There is a timer set by the main program that runs for 10 seconds.
- □ When the time is up, a timer call-back routine will be invoked and kills the two application tasks in the main program.
- ☐ The two tasks in "Hello World" communicates to each other by a message queue.

# Limitations of FreeRTOS on Zynq

- □ FreeRTOS on Zynq do not support two CPU cores running in Symmetric Multi-Processor (SMP) mode, it only supports running two CPUs in AMP mode
- ☐ If you create multiple threads using FreeRTOS API, these threads will all be running on one processor
  - → you cannot speed up find\_face by simply rewriting the program using multiple threads

# Porting Guide for find\_face.c (1/2)

- Make sure you change the linker script so that you have enough heap space
- □ The memory management API in FreeRTOS are pvPortMalloc() and vPortFree(). The default stack size and heap size are defined in FreeRTOSConfig.h. Make sure they are big enough, e.g.,

```
#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 0x2000 )
#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 0x1000000 ) )
```

# Porting Guide for find\_face.c (2/2)

- □ The FreeRTOS kernel handles thread and memory management, it does not do I/O management → you need Xilinx standalone BSP APIs for low-level I/Os
- □ Be careful with printf() or xil\_printf() if you have more than one threads
- Make sure you enable the BSP option to support the FAT I/O library so you can access the SD card

# Measuring Time Using FreeRTOS

☐ You can use the system call xTaskGetTickCount() to get the time counter and convert it to milliseconds:

```
static void find_face(void *pvParameters)
{
    TickType_t time_tick;
    unsigned long msec;

    time_tick = xTaskGetTickCount();

    /* main computations */
    . . .


    time_tick = xTaskGetTickCount() - time_tick;
    msec = time_tick * (1000 / configTICK_RATE_HZ);
}
```

#### What You Have to Do for Lab 2

- □ Modify compute\_sad\_v1\_0\_S00\_AXI.v to
  - Control the registers hw\_active so that it can be used for synchronization between the HW and the SW
    - If SW writes 1 to hw\_active, the HW logic starts computing
    - When output is ready, HW sets hw\_active to 0 to notify SW
  - Write a circuit block to compute the SAD of 16 pixels and save the result in sad\_result
- □ Port find\_face.c to find\_face\_rtos.c

# Example of SAD Logic Diagram

□ Assume that we want to compute the SAD of 4 pixels:



# Example of 1st-level always@ Blocks

□ An always@ block for computing the absolute differences is as follows:

```
req [8:0] abs_diff[0:3];
wire [8:0] f_pixel[0:3]; // face pixels
wire [8:0] q_pixel[0:3]; // group pixels
wire [8:0] diff[0:3];
assign f_{pixel[0]} = \{1'b0, slv_{req0}[31:24]\};
assign q_{pixel[0]} = \{1'b0, slv_{reg8[31:24]}\};
assign diff[0] = f_pixel[0] - g_pixel[0];
always@(posedge S AXI ACLK)
begin
  if (S AXI ARESETN == 1'b0)
    abs diff[0] <= 0;
  else
    abs diff[0] \le (diff[0][8] == 1'b1)? -diff[0] : diff[0];
end
```

# Example of 2<sup>nd</sup>-level always@ Blocks

□ An always@ block for computing the summation of outputs from level-1 logic is as follows:


```
reg [10:0] sad_result;
wire [9:0] partial_sum[0:1];

assign partial_sum[0] = abs_diff[0] + abs_diff[1];
assign partial_sum[1] = abs_diff[2] + abs_diff[3];

always @(posedge S_AXI_ACLK)
begin
  if (S_AXI_ARESETN == 1'b0)
    sad_result <= 0;
  else
    sad_result <= partial_sum[0] + partial_sum[1];
end</pre>
```


# Timing Requirement

- □ By default, the user IP is running at 100 MHz; thus, your IP must have a critical path shorter than 10ns!
- □ If the IP does not meet the timing, there are two options:
  - Further divide the logic path into more stages
  - Change the clock setting in the Zynq IP to lower the PL clock




# Changing the Clock Rate of the HW IP

□ Double-clicking the Zynq IP Block, you can set clocks



### HW-SW Interface of compute\_sad()

- ☐ From the SW side, we would like to invoke the HW IP using three-step protocols as follows:
  - Send data into IP by writing to its input registers
  - SW wait for the IP to finish calculation
  - Read the output registers of the IP for the results



### Example compute\_sad() Invocation

□ Sample code for calling the HW IP (naive, but working):

```
#include <xparameters.h>
volatile int *face_regs = (int *) (XPAR_COMPUTE_SAD_0_S00_AXI_BASEADDR + 0);
volatile int *group_regs = (int *) (XPAR_COMPUTE_SAD_0_S00_AXI_BASEADDR + 32);
volatile int *hw_active = (int *) (XPAR_COMPUTE_SAD_0_S00_AXI BASEADDR + 64);
volatile int *sad result = (int *) (XPAR COMPUTE SAD 0 S00 AXI BASEADDR + 68);
int32 compute sad(uint8 *img1, int w1, uint8 *img2, int w2, int h2, int row, int col)
   int x, y;
   int sad = 0;
   for (y = 0; y < h2; y++)
        /* send one row of 32 pixels into HW IP registers */
       memmove((void *) group regs, img1+(row+y)*w1+col, sizeof(int)*8);
        memmove((void *) face regs, imq2+y*w2, sizeof(int)*8);
        *hw active = 1:
        while (*hw_active) ; /* busy waiting, not good but faster */
        sad += *sad result;
   return sad;
```

Note: 1. You can also try using memcpy() and see what happens.

2. Endian issues can be handled in your HW IP, if necessary.

# Final Warning

- □ Although we try to accelerate the execution of the program by HW acceleration, you will fail to speed up the application if you do things correctly.
- □ Communication overhead can seriously degrade the performance of a complex HW-SW system.