
servo_pwm
servo_vertical_pwm
pdm_clocks[3:0]
DDR
FIXED_IO
screen_iic
screen_gpio
lcd_clk
lcd_de
lcd_rgb[23:0]
lcd_hs
lcd_vs
pdm_data[3:0]
screen_lock_sync
src_clk
dest_clk
src_in[0:0]
dest_out[0:0]
xpm_cdc
ps7
ZYNQ
ZYNQ7 Processing System
DDR
FIXED_IO
IIC_0
M_AXI_GP0
FCLK_CLK0
FCLK_RESET0_N
FCLK_RESET1_N
S_AXI_HP0_FIFO_CTRL
S_AXI_HP1_FIFO_CTRL
S_AXI_HP0
S_AXI_HP1
M_AXI_GP0_ACLK
S_AXI_HP0_ACLK
S_AXI_HP1_ACLK
IRQ_F2P[15:0]
screen_gpio
AXI GPIO
GPIO
GPIO2
gpio2_io_i[0:0]
S_AXI
s_axi_aclk
s_axi_aresetn
screen_pixel_clk
Clocking Wizard
clk_out1
locked
resetn
clk_in1
screen_video
AXI4-Stream to Video Out
vid_io_out
vid_active_video
vid_data[23:0]
vid_hsync
vid_vsync
vtg_ce
locked
overflow
underflow
fifo_read_level[10:0]
status[31:0]
sof_state_out
video_in
vtiming_in
aclk
aclken
aresetn
fid
vid_io_out_clk
vid_io_out_ce
vid_io_out_reset
irq_concat
Concat (Discontinued)
In0[0:0]
In1[0:0]
In2[13:0]
dout[15:0]
audio_mem_bus
AXI Interconnect (Discontinued)
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
screen_hp1
AXI Interconnect (Discontinued)
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
screen_axi_release
xpm_cdc
dest_clk
src_arst
dest_arst
screen_vtc
Video Timing Controller
vtiming_out
fsync_out[0:0]
clk
clken
gen_clken
sof_state
resetn
screen_pixel_reset_inv
Utility Vector Logic (Discontinued)
Op1[0:0]
Res[0:0]
ps_link
bd_ps_link_v1_0
S_AXI
clk
rst_n
aresetn
feature_meta[128:0]
feature_valid
feature_pairs[959:0]
feature_flags[31:0]
feature_level[31:0]
feature_level_valid
compute_draining
source_faults[11:0]
feature_ready
run_enable
irq
servo_pwm
servo_vertical_pwm
fault_status[31:0]
irq_zero
Constant (Discontinued)
dout[13:0]
axi_dma_audio
AXI Direct Memory Access
S_AXI_LITE
S_AXIS_S2MM
s_axi_lite_aclk
m_axi_s2mm_aclk
axi_resetn
M_AXI_S2MM
s2mm_prmry_reset_out_n
s2mm_introut
screen_vdma
AXI Video Direct Memory Access
S_AXI_LITE
s_axi_lite_aclk
m_axi_mm2s_aclk
m_axis_mm2s_aclk
axi_resetn
mm2s_frame_ptr_in[5:0]
M_AXI_MM2S
M_AXIS_MM2S
mm2s_frame_ptr_out[5:0]
mm2s_introut
screen_pixel_release
xpm_cdc
dest_clk
src_arst
dest_arst
audio_capture
bd_audio_capture_v1_0
S_AXI
clk
rst_n
aresetn
dma_resetn
run_enable
compute_draining
pcm_valid
pcm_clip
pcm_fault
pcm[95:0]
sample_index[63:0]
M_AXIS
epoch[31:0]
active
control_cdc
AXI Clock Converter
S_AXI
s_axi_aclk
s_axi_aresetn
m_axi_aclk
m_axi_aresetn
M_AXI
screen_reset_gate
Utility Vector Logic (Discontinued)
Op1[0:0]
Op2[0:0]
Res[0:0]
compute
bd_clean_compute_v1_0
clk
io_clk
io_rst_n
rst_n
enable
pdm_data[3:0]
audio_epoch[31:0]
audio_active
feature_ready
pdm_clocks[3:0]
audio_valid
audio_clip
audio_source_fault
audio_run
audio_draining
audio_pcm[95:0]
audio_sample_index[63:0]
feature_meta[128:0]
feature_valid
feature_pairs[959:0]
feature_flags[31:0]
feature_level[31:0]
feature_level_valid
draining
source_faults[11:0]
debug_frontend[3:0]
debug_backend[4:0]
control_bus
AXI Interconnect (Discontinued)
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M03_ACLK
M03_ARESETN
M04_ACLK
M04_ARESETN
M00_AXI
M01_AXI
M02_AXI
M03_AXI
M04_AXI
bus_io_reset
Processor System Reset
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
bus_reset
Processor System Reset
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
io_release
xpm_cdc
dest_clk
src_arst
dest_arst
core_release
xpm_cdc
dest_clk
src_arst
dest_arst
io_reset_gate
Utility Vector Logic (Discontinued)
Op1[0:0]
Op2[0:0]
Res[0:0]
core_reset_gate
Utility Vector Logic (Discontinued)
Op1[0:0]
Op2[0:0]
Res[0:0]
io_reset
Processor System Reset
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
core_reset
Processor System Reset
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
clk_audio
Clocking Wizard
resetn
clk_in1
clk_out1
locked
one
Constant (Discontinued)
dout[0:0]
zero
Constant (Discontinued)
dout[0:0]
clk_main
Clocking Wizard
resetn
clk_in1
clk_out1
clk_out2
locked