







CSD13381F4 SLPS448F - JULY 2013 - REVISED JANUARY 2022

#### CSD13381F4 12-V N-Channel FemtoFET MOSFET

#### 1 Features


- Low on-resistance
- Low Q<sub>a</sub> and Q<sub>ad</sub>
- Low threshold voltage
- Ultra-small footprint (0402 case size)
  - 1.0 mm × 0.6 mm
- Ultra-low profile
  - Maximum height: 0.36-mm
- Integrated ESD protection diode
  - Rated > 4-kV HBM
  - Rated > 2-kV CDM
- Lead and halogen free
- RoHS compliant

## 2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- Single-cell battery applications
- Handheld and mobile applications

### 3 Description

This 140-mΩ, 12-V N-channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.



#### **Product Summary**

T <sub>A</sub> = 25°	C	TYPICAL VA	UNIT	
V <sub>DS</sub>	Drain-to-source voltage	12		V
Qg	Gate charge total (4.5 V)	1060		рC
Q <sub>gd</sub>	Gate charge gate-to-drain	140	рC	
		V <sub>GS</sub> = 1.8 V	310	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 2.5 V	170	mΩ
		V <sub>GS</sub> = 4.5 V	140	mΩ
V <sub>GS(th)</sub>	Threshold voltage	0.85		V

#### **Ordering Information**


DEVICE <sup>(1)</sup>	QTY	MEDIA	PACKGE	SHIP
CSD13381F4	3000	7-inch	Femto (0402) 1.0-mm ×	Tape and
CSD13381F4T	250	reel	0.6-mm SMD lead less	reel

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 25	°C unless otherwise stated	VALUE	UNIT	
V <sub>DS</sub>	Drain-to-source voltage	12	V	
V <sub>GS</sub>	Gate-to-source voltage	8	V	
I <sub>D</sub>	Continuous drain current, T <sub>A</sub> = 25°C <sup>(1)</sup>	2.1	Α	
I <sub>DM</sub>	Pulsed drain current, T <sub>A</sub> = 25°C <sup>(2)</sup>	7	Α	
1.	Continuous gate clamp current	35	mA	
IG	Pulsed gate clamp current <sup>(2)</sup>	350		
P <sub>D</sub>	Power dissipation <sup>(1)</sup>	500	mW	
ESD	Human body model (HBM)	4	kV	
Rating	Charged device model (CDM)	2	kV	
T <sub>J</sub> , T <sub>stg</sub>	Operating junction and storage temperature range	-55 to 150	°C	
E <sub>AS</sub>	Avalanche energy, single pulse I <sub>D</sub> = 7.4 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	2.7	mJ	

- Typical  $R_{\theta,JA} = 90^{\circ}C/W$  on 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- Pulse duration ≤ 300 µs, duty cycle ≤ 2%



**Top View** 



## **Table of Contents**

1 Features1	6.1 Trademarks7
2 Applications	6.2 Electrostatic Discharge Caution7
3 Description	
4 Revision History2	
5 Specifications3	7.1 Mechanical Dimensions
5.1 Electrical Characteristics3	
5.2 Thermal Information3	
5.3 Typical MOSFET Characteristics4	7.4 CSD13381F4 Embossed Carrier Tape Dimensions10
6 Device and Documentation Support7	·

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	•	•	. 0		
Changes fron	n Revision E (Octob	er 2021) to Revisio	n F (January 2022)	)	Page
<ul> <li>Changed M</li> </ul>	laximum height from	"0.35 mm" to "0.36 r	mm" in <i>Features</i>		1
<ul> <li>Changed pages</li> </ul>	ackage height from "	0.35 mm" to "0.36 m	m" in <i>Typical Devic</i> e	e Dimensions	1
Changed p	ackage height from "	0.35 mm" to "0.36 m	m" in <i>Mechanical D</i>	Dimensions	8
Changes from	n Revision D (May 2	2015) to Revision E	(October 2021)		Page
Added footi	note with link to supp	ort document			9
Changes from	n Revision C (Septe	mber 2014) to Revi	sion D (May 2015)		Page
Corrected t	ypo for I <sub>GSS</sub> Test Cor	ndition			3

## **5 Specifications**

## **5.1 Electrical Characteristics**

(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = 250 μA	12			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 9.6 V			100	nA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 8 V			50	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{DS} = 250 \mu A$	0.65	0.85	1.10	V
		V <sub>GS</sub> = 1.8 V, I <sub>DS</sub> = 0.5 A		310	400	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = 2.5 V, I <sub>DS</sub> = 0.5 A		170	225	mΩ
,	On-registance	V <sub>GS</sub> = 4.5 V, I <sub>DS</sub> = 0.5 A		140	180	mΩ
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 6 V, I <sub>DS</sub> = 0.5 A		3.2		S
DYNAM	IC CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance			155	200	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 6 \text{ V},$ $f = 1 \text{ MHz}$		47	62	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	J 1 WH 12		2.5	3.3	pF
$R_G$	Series Gate Resistance			23		Ω
Qg	Gate Charge Total (4.5 V)			1060	1400	рС
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	V = C.V.I. = 0.5.A		140		рС
Q <sub>gs</sub>	Gate Charge Gate-to-Source	V <sub>DS</sub> = 6 V, I <sub>DS</sub> = 0.5 A		230		рС
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			155		рС
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 0 V		1120		рС
t <sub>d(on)</sub>	Turn On Delay Time			3.7		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 4.5 V,		1.5		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 0.5 \text{ A}, R_G = 2 \Omega$		11.0		ns
$t_f$	Fall Time			3.8		ns
DIODE (	CHARACTERISTICS	,				
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 0.5 A, V <sub>GS</sub> = 0 V		0.73	0.9	V
Q <sub>rr</sub>	Reverse Recovery Charge	V = 6 V I = 0 E A di/dt = 200 A !:-		1550		рС
t <sub>rr</sub>	Reverse Recovery Time	$V_{DS}$ = 6 V, I <sub>F</sub> = 0.5 A, di/dt = 300 A/ $\mu$ s		6		ns

#### **5.2 Thermal Information**

(T<sub>A</sub> = 25°C unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
D	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	90	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>	250	C/VV


<sup>(1)</sup> Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.


<sup>(2)</sup> Device mounted on FR4 material with minimum Cu mounting area.





#### **5.3 Typical MOSFET Characteristics**


(T<sub>A</sub> = 25°C unless otherwise stated)












Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## **5.3 Typical MOSFET Characteristics (continued)**


(T<sub>A</sub> = 25°C unless otherwise stated)





## **5.3 Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)





## **6 Device and Documentation Support**

#### 6.1 Trademarks

FemtoFET<sup>™</sup> is a trademark of Texas Instruments. is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **6.2 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 6.3 Glossary

TI Glossary


This glossary lists and explains terms, acronyms, and definitions.




## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 7.1 Mechanical Dimensions








- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.




# 7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).


#### 7.3 Recommended Stencil Pattern




A. All dimensions are in millimeters.



## 7.4 CSD13381F4 Embossed Carrier Tape Dimensions





A. Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket holes.

www.ti.com 14-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CSD13381F4	Active	Production	PICOSTAR (YJC)   3	3000   LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	DQ
CSD13381F4.Z	Active	Production	PICOSTAR (YJC)   3	3000   LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	DQ
CSD13381F4T	Active	Production	PICOSTAR (YJC)   3	250   SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	DQ
CSD13381F4T.Z	Active	Production	PICOSTAR (YJC)   3	250   SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	DQ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Jun-2024

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD13381F4	ICOSTAF	YJC	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13381F4T	ICOSTAF	YJC	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Jun-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD13381F4	PICOSTAR	YJC	3	3000	182.0	182.0	20.0
CSD13381F4T	PICOSTAR	YJC	3	250	182.0	182.0	20.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated