


CX1005 Digital Logic

Verilog Recap

Verilog Hardware Description Language




- Language with special constructs for describing hardware
- The most important rule when thinking about Verilog design, is to think in hardware
- In Verilog, designs are broken down into modules
- Modules can contain code to describe hardware and also instances of other modules




Ports, Wires, Reg

- Ports act exactly like wires:
 - Can "read" the value of an input or output port
 - But can only "assign"/"write" to an output port



- Regs are exactly the same as wires, but can only be assigned to from within always blocks
 - Can be "read" anywhere



Ports, Wires, Regs



- Internal wires are just anchor points to which you can connect logic:
- What will this do?

```
a_in w1 w2 w3 w4 w5 a_out
```

Ports, Wires, Regs




Any port, wire, or reg can be declared multi-bit by preceding its name with an index range:


• We can slice sections or single bits of any port, wire, or reg and use them as we do for single wires:

Instantiating Gate-Level Primitives

• We can connect ports/wires/reg by instantiating primitives or modules:

You never want to assign, by any means, to a wire, port, or reg multiple times:






Assign Statements



These are the same:



Assign Statements

- Assign statements let us assign the result of an expression to a signal
- Allow us to use many more operators
 - Bitwise or Logical
 - Comparisons and equality
 - Arithmetic
- This is always preferred to instantiating gates or simple low-level modules
- Remember, you cannot assign to regs!
 - Reg can only be assigned within an always block

```
reg temp;
assign temp = 1'b0;
```

```
(bitwise NOT)
& (bitwise AND)
(bitwise OR)
(bitwise XOR)
or ^~(bitwise XNOR)
```


```
! (logical NOT)
&& (logical AND)
|| (logical OR)
```

```
< (less than)
<= (less than or equal to)
> (greater than)
>= (greater than or equal to)
== (equal to)
!= (not equal to)
```

```
+ (addition)- (subtraction)* (multiplication)/ (division)% (modulus)
```


Conditional Assignment

- One other trick with the assign statement is conditional assignment
- Creates a multiplexer, like an if/else statement:




 Any expression in the body of the conditional assignment is also generated as hardware

```
assign y = x ? a \& b : b \& c;
```



Conditional Assignment


 Those expressions can themselves be conditional assignments (Brackets make this easier to read)



- Everything in an assign statement gets turned into a mini combinational circuit
- The signal being assigned to is the output of this mini circuit
- The tools take care of how best to design the circuit
- Conditional assignment simply adds a multiplexer to select which expression to finally route to the assigned signal

Overview of Structural Design





Behavioral Design


- In behavioral design, we raise the level of our description and rely on the synthesis tools to do more
- We use the always block to describe circuits behaviorally
- We can design both combinational and sequential circuits using always blocks
- Always block is effectively a super-mega assign statement

```
always @ *
begin
    a = ...;
    b = ...;
end

assign c = ...;

always @ (posedge clk)
begin
    y <= ...;
    x <= ...;
end

assign z = ...;</pre>
```




There is no other way to build synchronous blocks

Combinational Always Blocks

- Has a list of signals in its sensitivity list, or better: *
- Can assign to one or more signals
- Must only assign to reg signals
- We use a blocking assignment (=)
- Statement order within the always block does matter
- Each assignment results in a combinational circuit
- If and case statements are very useful
- All signals to which it assigns must be assigned in all possible cases

Sequential Circuits

- Sequential circuits are any circuits that have the concept of state: include latches, flip-flops, etc.
- Latches are level-sensitive, i.e., their outputs change when the control (enable) input is high
- A flip-flop/register is edge-sensitive, i.e. their outputs change at the rising/falling edge of the control (enable)
- Modern design is almost always synchronous (one shared clock)



Synchronous Always Block

- Use posedge clk in its sensitivity list
- Can assign to one or more signals
- Must only assign to reg signals
- Each assigned signal becomes a register connected to any logic given in the expressions
- We use non-blocking assignment (<=)
- Statement order does not matter with non-blocking assignments
- We should ensure all registers respond to a reset

```
Y D1 Q1 D2 Q2 D3 Q3 D4 Q4 Q4 Q4 CIL
```

```
reg q1, q2, q3, q;
always@(posedge clk)
begin
  if (rst) begin
    q1 <= 1'b0;
    q2 <= 1'b0;
    q3 <= 1'b0;
      <= 1'b0;
  end
  else begin
    q1 <= y;
    q2 <= q1;
    q3 <= q2;
       <= q3;
  end
end
```


Combinational and Synchronous




Identical statements produce the same circuit, but with a synchronous always, we get a register on the end:


```
always @ *
begin
    x = a + b;
end
```


```
always @ (posedge clk)
begin
    if (rst)
        x <= 6'b0000000;
    else
        x <= a + b;
end</pre>
```






Combinational and Synchronous





Behavioral Verilog






Code structure



This general structure for a module should help:



Verilog Summary



- Think in terms of hardware blocks, not instructions
- Think of block descriptions, not programs
- If you can't understand what the circuit will look like, likely it won't work
- There are many ways to achieve the same thing
 - Go for simplicity
 - Split things up when they get unwieldy
- We have not covered everything:
 - Simulation and verification
 - Non-synthesizable constructs