SC1005

Tut 8

## CE/CZ1005 Digital Logic Tutorial 8

- Q1. Using a behavioral description, write a Verilog module that has three 8-bit inputs, a, b, and c, and outputs the largest (max) and smallest (min) of them. Add a third output (diff) that outputs the difference between the two. Use if statement(s). You can ignore equal inputs.
- Q2. The *clk* input in the timing diagram is connected to the control/enable/clk input of the following circuits:

SR-latch (no enable/control)

**Enabled SR-latch** 


Enabled D-type latch

JK flip-flop


D flip-flop

For the D-type latch and D flip-flop, the *in1* input is connected to the D input, and *in2* is left disconnected. For the SR-latches, *in1* is connected to the S input and *in2* is connected to the R input. For the JK flip-flop, *in1* is connected to the J input and *in2* is connected to the K input.

Complete the timing diagram showing the outputs of the four sequential circuits. Indicate any undefined output by shading the relevant area.



Q3. A bank of 4-bit registers is arranged as per below, to form a FIFO, with a bitwise inversion in the middle. The input shown in the diagram is applied to the leftmost register. All registers share the same clock. Show a timing diagram for the rightmost register output. Write the resulting hexadecimal number sequence at the output.



```
module minmax(input [7:0] a, b, c,
              output reg [7:0] max, min,
              output [7:0] diff);
    assign diff = max - min;
    always @ *
    begin
      if (a>b)
      begin
         if (c>a)
         begin
              min = b;
             max = c;
         end
         else
         begin
              max = a;
              if (c>b) min = b;
              else min = c;
         end
      end
```

```
else // a<b
     begin
         if (c>b) begin
             min = a;
             max = c;
         end
         else
         begin
             max = b;
             if (c>a) min = a;
             else min = c;
         end
     end
  end
endmodule
```

But, is this easy to read and understand? Note: it is very easy to make syntax errors when using nested conditional if statements. An alternative Q1, which is much easier to read and understand.

```
module minmax(input [7:0] a, b, c,
              output reg [7:0] max, min,
              output [7:0] diff);
    assign diff = max - min;
    always @ *
    begin
        max = a;
        if (b>max) max = b;
        if (c>max) max = c;
    end
    always @ *
    begin
        min = a;
        if (b<min) min = b;</pre>
        if (c<min) min = c;</pre>
    end
endmodule
```


## Q2 The rules:

SR-latch: ignore clk, when S (in1) is high, latch is set to 1, when R (in2) is high, latch is reset to 0, when both are high, the output is undefined, and may go metastable on de-assertion.

Enabled SR-latch: as above, but only consider inputs when E (clk) is high.

Enabled D-latch: when E (clk) is high, D (in1) should pass to the output.

JK-flip-flop: the output only changes at the clock edge. J (in1)=1 sets the output high, K (in2)=1 sets the output low. Both J=1 & K=1 toggles the output. But all are only considered at the rising edge of clk.



| S | R | Q+    |
|---|---|-------|
| 0 | 0 | Q     |
| 0 | 1 | 0     |
| 1 | 0 | 1     |
| 1 | 1 | undef |

## Q2 The rules:


SR-latch: ignore clk, when S (in1) is high, latch is set to 1, when R (in2) is high, latch is reset to 0, when both are high, the output is undefined, and may go metastable on de-assertion.


Enabled SR-latch: as above, but only consider inputs when E (clk) is high.


Enabled D-latch: when E (clk) is high, D (in1) should pass to the output.

JK-flip-flop: the output only changes at the clock edge. J (in1)=1 sets the output high, K (in2)=1 sets the output low. Both J=1 & K=1 toggles the output. But all are only considered at the rising edge of clk.


D-flip-flop: the output will follow the D (in1) input at that the instance of the rising edge of clk.







Note: the output of an SR latch is undefined if the S and R inputs are both 1.



Note: the output of an SR latch is undefined if the S and R inputs are both 1.

- Q3. The extra signals in the timing diagram should give a hint as to how to do this. i.e. one step at a time. So, first annotate the diagram.
  - Remember, each register's output only changes at the rising edge. Hence, some inputs are missed. It is important to remember that the input value passed to the output is the one **just** before the rising edge.

