







#### **Contact Information**

**Anupam Chattopadhyay** 

Email: anupam@ntu.edu.sg

Office: N4-02c-105

#### Plan for the 2<sup>nd</sup> half of the semester



#### Full-Time Course

Week	Pre-Recorded Lectures	Monday (LT19A) 830-920	Thursday (Zoom) 1630-1720	Tutorial	Lab			
7	L13-L14							
Recess Week								
8	L15-L16	L13-L14 Summary	Online Consultation (Zoom)	Tutorial 6	+ quiz 3			
9	L17-L18	L15-L16 Summary		Tutorial 7	Experiment 4 + quiz 4			
10	L19-L20	L17-L18 Summary		Tutorial 8				
11	L21-L22	L19-L20 Summary (Zoom)		Tutorial 9	Experiment 5 + quiz 5			
12	L23	L21-L22 Summary		Tutorial 10				
13		Public holiday						

#### Plan for the 2<sup>nd</sup> half of the semester (contd.) NANYANG TECHNOLOGICAL UNIVERSITY



#### Part-Time Course

Week	Pre-Recorded Lectures	Tuesday (LT11) 1830-2130		Lab				
7	L13-L14							
Recess Week								
8	L15-L16	L13-L14 Summary	Tutorial 6					
9	L17-L18	L15-L16 Summary	Tutorial 7, 8					
10	L19-L20	L17-L19 Summary	Tutorial 9					
11	L21-L22			Experiment 4 + quiz 4				
12	L23	L20-L22 Summary	Tutorial 10					
13				Experiment 5 + quiz 5				


#### Plan for the 2<sup>nd</sup> half of the semester (contd.) NANYANG TECHNOLOGICAL TO THE SEMESTER (CONTD.)

- Online Tasks for L13 to L22
  - Will not be graded
- Discussion lectures (Monday, 8:30-9:20 AM, LT19A)
  - You are required to view the pre-recorded lectures
  - Recap and discussion (slides to be uploaded afterwards)
  - Additional examples and exercises
  - Polls through Woodlap (QR code in respective slides)

#### Plan for the 2<sup>nd</sup> half of the semester (contd.)



- Participation in Course
  - Use NTULearn Discussion Forum to ask follow-up questions



- Consultation Slots on (Thursday, 4:30-5:20 PM, Zoom)
  - Limit yourself to 3 questions
  - Avoid the clarification on tutorial
  - https://ntu-sg.zoom.us/j/81954891824

Meeting ID: 819 5489 1824

Passcode: 364003







### SC1005 Digital Logic

**Recap and Discussion** 

Lecture 19

Sequential Circuits in Verilog

#### **Summary of Lecture 19**




#### Sequential Circuits in Verilog

- Registers in Verilog
- Clock and Reset
- Synchronous always block
- Counters


#### Recap: Registers in Verilog





#### Recap: Synchronous vs Asynchronous Reset






#### **Registers in Verilog**



Each assignment in a synchronous always block results

in a *register* 



```
module multireg (input [7:0] a, b, c,
                  input clk, rst,
                  output reg [7:0] q, r, s);
always@(posedge clk)
begin
    if(!rst) begin
        q <= 8'b0000 0000;
        r <= 8'b0000 0000;
        s <= 8'b0000 0000;
    end else begin
        q <= a;
        r <= b;
        s <= c;
   end
end
endmodule
```


#### **Recap: Assignments in Always Blocks**



- For combinational always blocks, we always use a blocking assignment (=), and order matters
- For synchronous always blocks, we always use non-blocking assignments (<=), and order does not matter</li>

#### **Combinational always block**


## reg x, y; always @ \* begin x = a & b; y = x ^ c; end



#### Synchronous always block


```
reg x, y;
always@(posedge clk)
begin
    x <= a;
    y <= x;
end</pre>
```

Each
assignment in a
synchronous
always block
results in a
register




#### **Exercise 1**

For the Verilog code shown, if the current state of the circuit is *ABC* = 001, what is the next state?




12 of 29



Enter the event code in the top banner





#### **Sequential Verilog**




- There are a number of other basic sequential blocks we can use within our designs.
- Generally edge-triggered components are used.
  - Counters
  - Shift Registers
  - Serial-to-Parallel and Parallel-to-Serial Converters
  - Memories
  - FIFO buffer

 Synthesis tools will convert designs to D-type flipflops/registers

#### **Synchronous Counters**



Timing diagram helps:



 At each clock edge, the incremented value, inc, derived from the current output, is passed to q

#### **Recap: Binary Counters**



 At each rising edge, we pass through the incremented value of the current output


```
000
001
010
011
100
101
110
111
```

```
module simplecnt (input clk, rst,
                   output reg [3:0] q);
always@(posedge clk)
begin
    if(rst)
        q <= 4'b0000;
    else
        q <= q + 1'b1;
                                 clk -
end
endmodule
```

#### **Synchronous Counters in Verilog**


```
module simplecnt (input clk, rst,
                   input down, load,
                   input [3:0] cnt in,
                   output reg [3:0] q);
always@(posedge clk)
begin
    if(rst)
        q <= 4'b0000;
    else
        if(load)
            q <= cnt_in;
        else
              q <= q + 1'b1;
end
endmodule
```

# 1-bit 2x1 mux in1 in0 sel



#### **Exercise 2**






• Using an up-counter with load capability, which circuit will generate a counting sequence of 1, 2, 3, 4, 5, 6? You can assume that the initial state of the counter is  $001_2$ .

W
X
Y
2 Enter the event code in the top banner
Z

None of the above

#### **Synchronous Circuit Design**





#### **Synchronous Circuit Design**





```
else
                                                                           end
             dc_display
In0[3:0] -
In1[3:0]-
                                             7-Segment
In2[3:0]-
                                              Decoder
In3[3:0]_
                                                                          endcase
   clk.
                                                                 → en[0]
                   2-bit
                                                  2-4
                                                                 ▶ en[1]
                 Counter
                              count
                                                                 → en[2]
                                               Decoder
                                                                          endcase
    rst.
                                                                 → en[3]
```

```
// 2-bit counter
always@(posedge clk)
begin
    if(rst)
        count <= 2'b00;
        count <= count + 1'b1;</pre>
// 2-to-4 decoder
always @ *
case (count)
  2'b00 : en = 2'b0001;
  2'b01 : en = 2'b0010;
  2'b10 : en = 2'b0100;
  2'b11 : en = 2'b1000;
// 4-bit 4x1 multiplexer
always @ *
case (count)
  2'b00 : mx o = In0;
 2'b01 : mx o = In1;
 2'b10 : mx o = In2;
 2'b11 : mx_o = In3;
// 7-segment decoder
always @ *
case (mx_o)
  4'b0000 : seg = ...;
  4'b0001 : seg = ...;
  4'b1111 : seg = ...;
endcase
```

... endmodule


#### **Summary of Lecture 20**



- Sequential Circuits in Verilog
  - Shift Registers
  - Serial Data Transfer
  - Memory
  - What gets synthesized

#### **Recap: Shift Registers in Verilog**






```
module shiftreg (input clk, y,
                   output reg q);
reg q1, q2, q3;
always@(posedge clk)
begin
    q1 \leftarrow y;
    q2 \ll q1;
    q3 <= q2;
    q <= q3;
end
endmodule
```

```
module shiftreg (input clk, y,
                output reg q);
reg q1, q2, q3;
always@(posedge clk)
begin
   q2 <= q1;
                Order does
   q1 <= y;
                not matter
   q3 <= q2;
end
endmodule
```

#### **First-In-First-Out Buffers**




- FIFOs (First-In-First-Out) are useful for managing dataflow
- The structure is identical to shift registers, but now each register is multi-bit
- The input, output, and internal signal widths should match



#### Serial to Parallel; Parallel to Serial

endmodule







#### **Exercise 3**



Which of the following is the correct Verilog description

of the circuit?









Z


```
always@(posedge Clk)
begin
    if (rst) begin
       Q1 <= 1'b0;
       Q0 <= 1'b0;
    end
    else begin
       Q1 <= ~(Q1);
       Q0 <= ~(Q0) ^ Q1;
    end
    end
end
end</pre>
```

```
always@(posedge Clk)
begin
   if (rst) begin
     Q1 <= 1'b0;
     Q0 <= 1'b0;
   end
   else begin
     Q1 <= ~(Q1);
     Q0 <= ~(Q1) ^ Q0;
   end
end
end
endmodule</pre>
```

```
always@(posedge Clk)
begin
   if (rst) begin
     Q1 <= 1'b0;
     Q0 <= 1'b0;
end
   else begin
     Q1 <= ~(Q0);
     Q0 <= ~(Q0) ^ Q1;
end
end
end
end</pre>
```

#### **Memories**






#### **Memories**





- In order to store a value, we must assert we (write enable) and provide an address
- For reading, a mux connects the corresponding register to the d\_out output




#### **Recap: What Gets Synthesized?**











#### **Exercise 4**



What is the correct output sequence of Q1 and Q0 observed at the dash-red lines?





Q1: 1010; Q0: 0011

Q1: 0101; Q0: 1010

Q1: 1010; Q0: 1100

None of the above







#### **END OF L19,L20 SUMMARY**