### **Contact Information**



Anupam Chattopadhyay

Email: anupam@ntu.edu.sg

Office: N4-02c-105

# Plan for the 2<sup>nd</sup> half of the semester



### Full-Time Course

Week	Pre-Recorded Lectures	Monday (LT19A) 830-920	Thursday (Zoom) 1630-1720	Tutorial	Lab		
7	L13-L14						
Recess Week							
8	L15-L16	L13-L14 Summary		Tutorial 6	+ quiz 3		
9	L17-L18	L15-L16 Summary		Tutorial 7	Experiment 4 + quiz 4  Experiment 5 + quiz 5		
10	L19-L20	L17-L18 Summary	Online	Tutorial 8			
11	L21-L22	L19-L20 Summary (Zoom)	Consultation (Zoom)	Tutorial 9			
12	L23	L21-L22 Summary		Tutorial 10	r quiz 5		
13		Public holiday					

# Plan for the 2<sup>nd</sup> half of the semester (contd.) NANYANG TECHNOLOGICAL UNIVERSITY

### Part-Time Course

Week	Pre-Recorded Lectures	Tuesd 183	Lab					
7	L13-L14							
Recess Week								
8	L15-L16	L13-L14 Summary	Tutorial 6					
9	L17-L18	L15-L16 Summary	Tutorial 7, 8					
10	L19-L20	L17-L19 Summary	Tutorial 9					
11	L21-L22			Experiment 4 + quiz 4				
12	L23	L20-L22 Summary	Tutorial 10					
13				Experiment 5 + quiz 5				

# Plan for the 2<sup>nd</sup> half of the semester (contd.) NANYANG TECHNOLOGICAL UNIVERSITY


- Online Tasks for L13 to L22
  - Will not be graded
- Discussion lectures (Monday, 8:30-9:30 AM, LT19A)
  - You are required to view the pre-recorded lectures
  - Recap and discussion (slides to be uploaded afterwards)
  - Additional examples and exercises
  - Polls through Woodlap (QR code in respective slides)

SC1005 Digital Logic L13, L14 Recap and Discussions 4 of 40

# Plan for the 2<sup>nd</sup> half of the semester (contd.)



- Participation in Course
  - Use NTULearn Discussion Forum to ask follow-up questions



- Consultation Slots on (Thursday, 4:30-5:20 PM, Zoom)
  - Limit yourself to 3 questions
  - Avoid the clarification on tutorial
  - https://ntu-sg.zoom.us/j/81954891824

Meeting ID: 819 5489 1824

Passcode: 364003







# SC1005 Digital Logic

**Recap and Discussion** 


Lecture 13

**Combinational Circuits** 

# **Summary of Lecture 13**



- Combinational circuits are functions:
  - Outputs depend solely on the present combination of input values





- Combinational Circuits
  - Seven-Segment Decoder
  - Decoder (One-Hot)
  - Multiplexers
- Timing Diagrams


### **Combinational Circuits**




- Examples:
  - Seven-Segment Decoder
  - Decoder (One-hot)
  - Multiplexer











1-bit 4x1 mux



8-bit 4x1 mux






# **DECODER**

### Decoder



- Decoders are an important basic circuit, similar to the 7-Segment Decoder
- Take a binary input number, and output a corresponding one-hot output
  - Only one bit of the output is high, its position corresponds to the input value
  - Output width is always 2 to the power of input width
    - N-input Decoder:  $2^N$  outputs





Example: A two-input decoder will have four outputs (2-4 Decoder)

### **Decoder**



In general, decoders can be referred to n-m decoders





In	put	Output				
1	0	D0	D1	D2	D3	
0	0	1	0	0	0	
0	1	0	1	0	0	
1	0	0	0	1	0	
1	1	0	0	0	1	

Input			Output							
2	1	0	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	~	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


**Source**: https://filebox.ece.vt.edu/~jgtront/introcomp/decoder.swf

### **Decoder: Example**

NANYANG
TECHNOLOGICAL
UNIVERSITY


- Step 1: Capture function
  - d0 = a'b'c'e = 0001
  - d1 = a'b'ce = 0011
  - d2 = a'bc'e = 0101
  - d3 = a'bce = 0111
  - d4 = ab'c'e = 1001
  - d5 = ab'ce = 1011
  - d6 = abc'e = 1101
  - d7 = abce = 1111
- Step 2: Implement Circuit
  - Each term is a 4-input AND gate







What is the Boolean expression of Q?




- A. 1
- B. X
- C. X.Y
  - D. X' + Y'
  - E. X'Y + X.Y'

$$Q = X'Y'E \bigoplus XYE$$

$$= X'Y'X \bigoplus XYX \text{ (since } X = E)$$

$$= XY$$








# **MULTIPLEXER**


# Multiplexer (Mux)




- Consists of multiple inputs, and a single output
- A select input determines which input should be connected to the output
- 2-input MUX needs
  - 1-bit select input
- N-input MUX needs
  - $log_2(N)$  bit select inputs




Source: Frank Vahid, "Digital Design", Wiley, 2<sup>nd</sup> Edition, pg. 87






1-bit 4x1 mux

8-bit 4x1 mux





Find the SOP expression for function T(A,B,C)



A, B are the select signals of the 4x1 multiplexer.

T = C when  $AB = 00 \rightarrow A'B'C$ 

T = C' when  $AB = 10 \rightarrow AB'C'$ 



$$A'.B'.C + A.B'.C'$$

C. 
$$A'.B'.C + A.B'.C$$

D. 
$$A'.B'.C' + A.B'.C$$

None of the above
















• An Nx1 multiplexer has N inputs



N-input MUX needs  $log_2(N)$  bit select inputs Hence, total  $[N + log_2(N)]$  inputs








# **TIMING DIAGRAMS**

# **Timing Diagrams**




- Timing diagrams show the behavior of a circuit with progression of time
- Input values are changed and the resultant outputs shown
- Consider an AND gate:
- A timing diagram can show any combination or order of input values
- The output at any point is calculated by looking at the input values at that instance








The following waveform for inputs A, B and output X depicts





- 2-input AND gate
- B. 2-input OR gate
- C. 2-input XOR gate
- D. None of the above










**Combinational Circuits** 

# DESIGNING A DIGITAL CLOCK DISPLAY

# **Digital Clock Display**



- Four seven segment displays
- One seven segment decoder
- One 4-bit 4x1 Multiplexer
- One 2-4 Decoder





# SC1005 Digital Logic

**Recap and Discussion** 

Lecture 14

Introduction to Verilog

CX1005 Digital Logic Combinational Circuits 23 of 40

# **Summary of Lecture 14**



- Introduction to Verilog HDL
  - Module Declaration
  - Instantiating Gate-Level Primitives
  - Module Instantiation


# **Hardware Description Languages (HDLs)**




- HDLs are programming-like languages that are used to describe hardware
- HDLs are synthesized (and optimized) to hardware primitives
- Sophisticated tools can then ensure the hardware generated from the description is efficient

```
module counter (clk,
reset, enable, count);
input clk, reset,
enable;
output [3:0] count;
reg [3:0] count;

always @ (posedge clk)
if (reset == 1'b1)
    count <= 0;
else if (enable == 1'b1)
    count <= count + 1;
endmodule</pre>
Tools
(e.g. Logic
Synthesizer)
```









# **MODULES**

### Module



- In Verilog, designs are broken down into modules
- At each level in the hierarchy, a module instance is treated as a "black-box" – the internals are unknown





```
module some_name (
    input a, b, c,
    output X);

// Describe your circuit here
endmodule
```



# INSTANTIATING GATE-LEVEL PRIMITIVES

### **Gate-Level Primitives**



 Verilog provides us with basic primitives to model Boolean gates: and, nand, or, nor, not, xor, xnor


- Represents an and gate with inputs connected to wires a and b, and output connected to wire y
- Gate primitives allow more than two inputs:

or (z, a, b, c, d); 
$$\Rightarrow b = -z$$

 This represents an or gate with inputs a, b, and c, d and output z



Implement a Verilog module using structural gate-level primitives for the following circuit:




```
module simple_circ (input A, B, C, D, output Y);
  wire int1, int2, int3, int4;

and (Y, int1, int2);
  not (int1, int3);
  or (int3, A, D);
  and (int2, B, C, int4);
  not (int4, D);
endmodule
```



Implement a Verilog module using structural gate-level primitives for the following circuit:




```
module simple_circ (input A, B, C, D,
                                       module simple_circ (input A, B, C, D,
                   output Y);
                                                           output Y);
  wire int1, int2, int3, int4;
                                         wire int1, int2, int3, int4;
  and (Y, int1, int2);
                                         →not (int1, int3);
  not (int1, int3);
                                        > not (int4, D);
  or (int3, A, D);
                                         >and (int2, B, C, int4);
   and (int2, B, C, int4)
                                          and (Y, int1, int2);
  not (int4, D);
                                        → or (int3, A, D);
endmodule
                                       endmodule
      These two implementations will produce the same circuit
```



Which of the following is correct gate-level instantiation of a 2x1 multiplexer in Verilog:

#### 1-bit 2x1 mux



- A. mux (mxout, in0, in1, sel);
- B. mux (in0, in1, sel, mxout);
- C. mux (mxout, sel, in0, in1);
- None of the above






# **MODULE INSTANTIATION**

### Module




- In Verilog, designs are broken down into modules
- Good designs consist of sufficient (but not excessive) levels of hierarchy, with modules containing instances of other modules
- At each level in the hierarchy, a module instance is treated as a "black-box" – the internals are unknown



### **Instantiation in Verilog**





 We can *instantiate* the half adder module twice to design a full adder



### **Instantiation in Verilog (Full Adder)**








### **Instantiation in Verilog**



We *instantiate* a module by invoking its name and giving an *instance* a name:


Creates an instance called M1 of module add\_half



### **Ordered** Instantiation



- The order determines connections
- Looking at the original add\_half module declaration:
- Its first port is its a input, the second its b input, the third its sum output and the fourth its Cout output
- Connects a wire called A in the outer module with the a port, B with the b port, the w1 wire to its sum output and the w2 wire to its Cout port




### **Named** Instantiation



- Connecting instantiated modules to wires and ports in the manner just described can be error-prone:
- Hence, we generally use a named connection:

# The port name is preceded by a dot, and the connected signal is placed in the brackets





# **END OF L13,L14 SUMMARY**