

MB834200B/BL

CMOS 4M-BIT MASK READ ONLY MEMORY

256K x 16 (512K x 8) CMOS MASK READ ONLY MEMORY


The Fujitsu MB834200B/BL is a CMOS Si-gate mask-programmable static read only memory organized as 262,144 words by 16 bits or 524,288 words by 8 bits.

All pins are TTL-compatible and 3-state output level. The device is full-static operatable (i.e. no need of clock signal) with a single +5V power supply. Also, the MB834200BL can be used with a single +3V power supply which is required for battery powered applications.

The MB834200B/BL is designed for applications such as character generator and program storage which require large memory capacity and high-speed/low-power operation.

The memory organization of MB834200B/BL is configurable between 16 bits and 8 bits by BYTE pin.. (ex. The system using 8 bits CPU and 16 bits CPU can use common data on the same chip.)

- Organization: 262,144 words x 16 bits
524,288 words x 8 bits
- Access time: 150ns max. @V_{CC} = 5V (MB834200B)
250ns max. @V_{CC} = 3V (MB834200BL)
- Completely static operation: No clock required
- TTL compatible Input/Output
- Three state output
- Single +5V power supply (MB834200B)
Single +3V power supply (MB834200BL)
- Power dissipation: 275mW max. (Active) @V_{CC} = 5V (MB834200B)
90mW max. (Active) @V_{CC} = 3V (MB834200BL)
- Standard 40-pin Plastic DIP: Suffix: P
- 48-pin Plastic Thin Small Outline Package (TSOP):
Suffix: PFTN(Normal Bend)
Suffix: PFTR(Reversed Bend)



PLASTIC PACKAGE
DIP-40P-M01

FPT-48P-M07 See Page 7-16, 7-17
FPT-48P-M08 See Page 7-18, 7-19

PIN ASSIGNMENT (TOP VIEW)

A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BYTE
VSS	11	30	VSS
OE	12	29	(A-1)/O16
O1	13	28	O8
*O9	14	27	O15 *
O2	15	26	O7
*O10	16	25	O14 *
O3	17	24	O6
*O11	18	23	O13 *
O4	19	22	O5
*O12	20	21	VCC

This pin (*) is High-Z, the device is used 8 bits.

ABSOLUTE MAXIMUM RATINGS(see NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0 *	V
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5 *	V
Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5 *	V
Temperature Under Bias	T _{BIAS}	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to +125	°C

* Referenced to GND

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 — MB834200B/BL BLOCK DIAGRAM



OUTPUT MODE SELECTION

A-1 is LSB.

BYTE	O ₁ to O ₈	O ₉ to O ₁₅	O ₁₆ /(A-1)
H	O ₁ to O ₈	O ₉ to O ₁₅	O ₁₆
L	O ₁ to O ₈	High-Z	A-1 ("L" INPUT)
L	O ₉ to O ₁₆	High-Z	A-1 ("H" INPUT)

TRUTH TABLE

$\overline{\text{CE}}$	$\overline{\text{OE}}$	MODE	OUTPUT	POWER DISSIPATION MODE
H	X	NOT SELECTED	High-Z	STANDBY
L	H	NOT SELECTED	High-Z	ACTIVE
L	L	SELECTED	DOUT	ACTIVE

CAPACITANCE ($T_A=25^\circ\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Min.	Typ	Max	Unit
Output Capacitance ($V_{\text{OUT}}=0\text{V}$)	C_{OUT}			15	pF
Input Capacitance ($V_{\text{IN}}=0\text{V}$)	C_{IN}			10	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	MB834200B			MB834200BL			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	4.5	5.0	5.5	2.7	3.0	3.6	V
Input Low Voltage	V _{IL}	-0.3		0.8	-0.3		0.6	V
Input High Voltage	V _{IH}	2.2		V _{CC} +0.3	V _{CC} ×0.7		V _{CC} +0.3	V
Ambient Temperature	T _A	0		70	0		70	°C


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Conditions	Symbol	MB834200B			MB834200BL			Unit
			Min	Typ	Max	Min	Typ	Max	
Active Supply Current	$\overline{CE}=V_{IL}$, Minimum Cycle Output = Open	I _{CC}			50			25	mA
Standby Supply Current	$\overline{CE}=V_{IH}$	I _{SB1}			1			0.5	mA
	$\overline{CE}=V_{CC}=V_{IH}$, V _{IN} =GND or V _{CC}	I _{SB2}			10			10	μA
Input Leakage Current	V _{IN} =0 to V _{CC}	I _{LI}	-10		10	-5		5	μA
Output Leakage Current	$\overline{CE}=V_{IH}$, $\overline{OE}=V_{IH}$	I _{L/O}	-10		10	-5		5	μA
Output High Voltage	I _{OH} =-400μA	V _{OH}	2.4			2			V
Output Low Voltage	I _{OL} =2.1mA	V _{OL}			0.4				V
	I _{OL} =1.0mA							0.4	

Fig. 2 -- AC TEST CONDITIONS

- Timing Reference Levels : 0.6 to 2.4V @V_{CC} = 5V (MB834200B)
0.4 to V_{CC}×0.8V @V_{CC} = 3V (MB834200BL)
- Input Pulse Rise and Fall Time : t_r=5ns
- Input Pulse Level : Input: V_{IL}=0.8V, V_{IH}=2.2V / Output: V_{OL}=0.8V, V_{OH}=2.2V
@V_{CC} = 5V (MB834200B)
Input: V_{IL}=0.6V, V_{IH}=V_{CC}×0.7V / Output: V_{OL}=V_{OH}=1.5V
@V_{CC} = 3V (MB834200BL)
- Output Load : 1 TTL Gate and 100pF



AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Parameter	Test Conditions	Symbol	MB834200B		MB834200BL		Unit
			Min	Max	Min	Max	
Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	t_{ACC}		150		250	ns
Chip Enable Access Time	$\overline{OE}=V_{IL}$	t_{CE}		150		250	ns
Output Enable Access Time	Note 1	t_{OE}		70		200	ns
Output Disable Time	Note 2	t_{DF}		60		80	ns
Output Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	t_{OH}	0		0		ns

Note 1 : When continuously switching between 3V operation and 5V operation, during V_{CC} transition the \overline{CE} should be High state (Standby mode).

Note 2 : t_{DF} is specified by either of \overline{CE} or \overline{OE} changing to High earlier.


TIMING DIAGRAM



PACKAGE DIMENSIONS

(Suffix: P)

40-LEAD PLASTIC DUAL IN-LINE PACKAGE (CASE No.: DIP-40P-M01)




©1991 FUJITSU LIMITED D40005S-3C

Dimensions in
inches (millimeters)


PACKAGE DIMENSIONS (Continued)

(Suffix: PFTN)



PLASTIC PACKAGE
FPT-48P-M07

PIN ASSIGNMENT







This pin (*) is High-Z, the device is used 8 bits.

*1. If the voltage is applied externally, it should be connected to Vss.

PACKAGE DIMENSIONS (Continued)

48-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-48P-M07)




©1992 FUJITSU LIMITED F48015S-4C

Dimensions in
inches (millimeters)


PACKAGE DIMENSIONS (Continued)

(Suffix: PFTR)



PLASTIC PACKAGE
FPT-48P-M08

PIN ASSIGNMENT






This pin (*) is High-Z, the device is used 8 bits.

*1: If the voltage applied externally, it should be connected to Vss.

PACKAGE DIMENSIONS

48-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-48P-M08)



©1992 FUJITSU LIMITED F48016S-4C

Dimensions in
inches (millimeters)