Objective of the Lab/Program


Implement the ALU using Verilog HDL. This ALU will perform seven different function, add, subtract, multiply, logical XOR, logical OR, logical AND, equals and greater than.


VHDL Source Code with the completed fill in the blanks

```
//ALU - Arithmetic Logic Unit similar to covered in theory
module CA_alu_fa21(
       input [3:0] A,B, //Inputs 4 bits
       input [2:0] ALU_Sel, //Select lines 3
       output [7:0] ALU_Output //8-bit Output
);
reg[7:0] ALU result;
assign ALU_Output = ALU_result; //ALU out
always @(*)
begin
       case(ALU Sel)
       3'b000: //Addition
       ALU result = A+B;
       3'b001: //Substraction
       ALU_result = A-B;
       3'b010: //Multiplication
       ALU_result = A*B;
       3'b011: //OR
       ALU result = A \mid B;
       3'b100: //AND
       ALU result = A \& B;
       3'b101: //XOR
       ALU result = A \wedge B;
       3'b110: //Equal
       ALU_result = (A==B)?8'd1:8'd0;
       3'b111: //Greater than
       ALU_result = (A>B)?8'd1:8'd0;
       default: ALU result = 8'b0;
       endcase
end
```

endmodule

Screen shot of the simulation (waveforms) showing the results for the ALU operation for all cases





EEL4768CENGR
Lab Assignment 09

Due 11/09/21 Page 4 of 4

Conclusion and References

After defining the different cases using a switch statement the ALU was able to output each operation correctly.