Technical Paper Proposal: Placement Algorithms for Heterogenous FPGAs

Brian Cheng Department of Electrical and Computer Engineering

1 Abbreviations

- FPGA: Field Programmable Gate Array
- VLSI: Very Large Scale Integration
- EDA: Electronic Design Automation
- VHSIC: Very High Speed Integrated Circuits
- HDL: Hardware Description Language
- VHDL: VHSIC HDL
- HLS: High Level Synthesis
- PL-PS: Programmable Logic Processing System
- EDIF: Electronic Design Interchange Format
- HPWL: Half Perimeter Wire Length

2 Keywords

• FPGA, EDA, Synthesis, Placement, Routing, Parallel, Optimization

3 Ideas

- FPGA: Field Programmable Gate Array
 - FPGA Vendors:
 - · AMD-Xilinx (50% FPGA vendor market share)
 - \cdot Intel-Altera (35% share)
 - · Lattice
 - $\cdot \ {\rm Microsemi}$

• EDA: Electronic Design Automation

- Proprietary software for FPGA and VLSI development:
 - · Xilinx Vivado (Design + Simulation) + Vitis (HLS + PL-PS codesign)
 - · Altera Quartus (Design) + ModelSim (Simulation)
 - · Synopsis (VLSI)
 - \cdot Cadence (VLSI)
- Open source software for FPGA development:
 - $\cdot\,$ VTR: a PNR tool popular amongst researchers who study placement techniques
 - · OSS-CAD: a full-flow software suite that includes ABC synthesis, Yosys synthesis, Yosys nextpnr.
 - · AMF-Placer (Analytical Placer)
 - · DREAMPlace (VLSI) + DREAMPlaceFPGA
 - · RapidLayout (Hard Block Placer for Systolic Arrays)
 - · RapidStream (HLS Placer)
 - · RapidWright: Semi-open source API that provides backend access to Xilinx Vivado EDA using design checkpoints.

• Synthesis

- Takes a design written in a high-level HDL like VHDL or Verilog and "synthesizes" a **logical netlist** out of it.
- The logical netlist is usually generated as an EDIF, JSON, or a low-level Verilog file.
- The netlist describes the necessary basic elements of logic (BELs) and the wired connections between them that are necessary to implement the design.

• Placement

- Takes the **logical netlist** and produces a **physical netlist**.
- For each BEL in the netlist, assign the BEL to a Cell, Site, and Tile on the physical FPGA device.
- History of the landscape of placement algorithms:

• Routing

- Takes the **physical netlist** and maps the connections between BELs onto wires, interconnects, and switchboxes on the FPGA.

This is a citation for AMFPlacer. [3]




Figure 1: Landscape of VLSI placement techniques (Spindler) [1]

Foundational Exploration		Modern Developments			Recent Progress
<1970s - 1980s	1980s - 1990s	1990s - 2010s			>2010s
			Analytic Techniques		
Partitioning	Simulated Annealing	Min-Cut (Multi-level)	Quadratic / Force-directed	Nonlinear Optimization	Analytic Techniques
Breuer Dunlop and Kernighan Quadratic Assignment Resistive Network-based Cheng and Kuh PROUD † Cadence/QPlace*	TimberWolf/VPR † Dragon	FengShui Capo † Capo+Rooster	GORDIAN-L BonnPlace * mFar Kraftwerk † FastPlace3/RQL * Warp3	APlace2 Naylor/Synopsys * NTUPlace3 † mPL6 † Used in industry * Commercial Placer	POLAR * SimPL/ComPLX MAPLE * - Nonlinear - ePlace Early Generation Modern Generation Current Generation

Figure 2: Historical timeline of VLSI placement techniques (Markov) [2]

References

- [1] P. Spindler, U. Schlichtmann, and F. M. Johannes, "Kraftwerk2—a fast force-directed quadratic placement approach using an accurate net model," *Trans. Comp.-Aided Des. Integ. Cir. Sys.*, vol. 27, p. 1398–1411, aug 2008.
- [2] I. L. Markov, J. Hu, and M.-C. Kim, "Progress and challenges in vlsi placement research," *Proceedings of the IEEE*, vol. 103, no. 11, pp. 1985–2003, 2015.
- [3] T. Liang, G. Chen, J. Zhao, S. Sinha, and W. Zhang, "Amf-placer: High-performance analytical mixed-size placer for fpga," in 2021 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–6, 2021.
- [4] A. Mishra, N. Rao, G. Gore, and X. Tang, "Architectural exploration of heterogeneous fpgas for performance enhancement of ml benchmarks," in 2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 232–235, 2023.
- [5] U. Farooq, H. Parvez, H. Mehrez, and Z. Marrakchi, "Exploration of heterogeneous fpga architectures," *Int. J. Reconfig. Comput.*, vol. 2011, jan 2011.
- [6] A. A. Kennings and I. L. Markov, "Analytical minimization of half-perimeter wirelength," in *Proceedings of the 2000 Asia and South Pacific Design Automation Conference*, ASP-DAC '00, (New York, NY, USA), p. 179–184, Association for Computing Machinery, 2000.
- [7] S. Areibi, G. Grewal, D. Banerji, and P. Du, "Hierarchical fpga placement," Canadian Journal of Electrical and Computer Engineering, vol. 32, no. 1, pp. 53–64, 2007.
- [8] M. Gort and J. H. Anderson, "Analytical placement for heterogeneous fp-gas," in 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 143–150, 2012.
- [9] J. Chen, W. Zhu, J. Yu, L. He, and Y.-W. Chang, "Analytical placement with 3d poisson's equation and admm based optimization for large-scale 2.5d heterogeneous fpgas," in 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–8, 2019.
- [10] S. Dhar, L. Singhal, M. Iyer, and D. Pan, "Fpga accelerated fpga placement," in 2019 29th International Conference on Field Programmable Logic and Applications (FPL), pp. 404–410, 2019.
- [11] R. S. Rajarathnam, M. B. Alawieh, Z. Jiang, M. Iyer, and D. Z. Pan, "Dreamplacefpga: An open-source analytical placer for large scale heterogeneous fpgas using deep-learning toolkit," in 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 300–306, 2022.

- [12] H. Long, Y. Bai, Y. Li, J. Wang, and J. Lai, "Optimizing wirelength and delay of fpga tile through floorplanning based on simulated annealing algorithm," in 2023 IEEE 15th International Conference on ASIC (ASICON), pp. 1–4, 2023.
- [13] T. Liang, G. Chen, J. Zhao, S. Sinha, and W. Zhang, "Amf-placer 2.0: Open source timing-driven analytical mixed-size placer for large-scale heterogeneous fpga," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, pp. 1–1, 2024.
- [14] B. Ray, A. R. Tripathy, P. Samal, M. Das, and P. Mallik, "Half-perimeter wirelength model for vlsi analytical placement," in 2014 International Conference on Information Technology, pp. 287–292, 2014.
- [15] B. N. B. Ray, S. K. Mohanty, D. Sethy, and R. B. Ray, "Hpwl formulation for analytical placement using gaussian error function," in 2017 International Conference on Information Technology (ICIT), pp. 56–61, 2017.
- [16] Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Z. Pan, "Dreampiace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement," in 2019 56th ACM/IEEE Design Automation Conference (DAC), pp. 1–6, 2019.