HPWL AP 2000

Wednesday, July 17, 2024

5:22 PM

Analytical Minimization of Half-Perimeter Wirelength

Andrew Kennings and Igor Markov*

Dept. Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada, N2L 3G1 UCLA Computer Science., Los Angeles, CA 90095-1596

akenning@odysseus.uwaterloo.ca, imarkov@cs.ucla.edu

2) ANALYTICAL PLACEMENT

Hyperographs: GH (VH, EH)

Vertices: VH = { V, , V2, ..., Vn }


- Vertices correspond to modules (or transistors, gates, nodes, etc.).
- Vertex weights correspond to module areas.
- Vertices are either fixed or free (graph can be static or dynamic).

Hyperedeges: En = {e, e2, ... en }

- Hyperedges correspond to signal nets (nets have one source, one or many sinks).
- Hyperedge weights correspond to criticalities and/or multiplicities.

exe E connects to Px = 2 vertices -> Px: "vertex degree"

vi e V incident to di = 0 hyperedges -> di: "hyperedge degree"



GH (VH, EH) VH = {V., V2, V3, V4, V5, V6} EH = {e, e2, e3}


Vi has di pins and ex hes le pins for a total of :

Module placements (positions) in x and y directions:

Placement vectors x and y:

x = (x, x2, ..., xn)

 Circuits are mostly just graphs on a 2-dimensional plane (components on a PCB, transistors on silicon die, CLBs on an FPGA, etc.).



- Circuits are mostly just graphs on a 2-dimensional plane (components on a PCB, transistors on silicon die, CLBs on an FPGA, etc.).
- In VLSI, can be 3-dimensional, or "2.5-dimensional"
- x_5 and y_5 are x-y coordinates of module 5.

(x, y,) represents placement (position) of module 1

2.1) HYPERGRAPH PLAKEMENT


Ck: moder set of hypergraph vertices incident to not exeEH


X-Direction of HPUL: (LINEAR DISTANCE)


- · HPWL is a convex function of x stace |xi-xi| is convex for all i,j
 - However, Linear HPWL is **NOT strictly convex** and most often has uncountably many minimizers.
 - Max function is **non-differentiable**, so cannot use smooth methods like Newton's method.
 - HPWL requires fixed vertices with at least two different locations.
 - Trivial solution is to place all modules at precisely the same position for wirelength of zero, so
 HPWL also requires at least two uniquely positioned vertices.
 - Fixed vertices represent I/O pads or external pins in VLSI or FPGA context.

2.2) REDUCTION TO GRAPHS

In a regular graph, edges are incident to only 2 vertices.







Source module as central vertex.

All vertices incident to hyperedge become fully connected.

All vertices incident to hyperedge become fully connected. Quadratic growth of edges.

· There exists a Euclidean / Square Ordince MPWL:

- The Square HPWL is strictly convex, so it yields a unique minimizer. Can use smooth methods.
- However, the **Squared** HPWL tends to produce **lower-quality** results.
- · Linear HPWL minimization problem:

aij: vector of weights that influence the importance of distance between poors of vertices over others.

Hx = b : set of linear constraints

- GORDIAN-L Palmetten: x & Zisj | xi xj | (xi xj)2 : Hx=b3 1) Heated quadratic

 V: algorithm iteration index, Not pamer!
- · Regularization Relaxation: min { Zi>j aij [(xi-xj)²+ B: Hx=b]
 - 1) Linearly-convergent fixed-patent method. 2) Prival-Dual Newton method in quadratic convergence.