- 3-4 用 Verilog 设计一个 3-8 译码器。要求分别用 case 语句和 if\_else 语句。比较这两种方式
- 3-5 图 3-16 所示的是双 2 选 1 多路选择器构成的电路 MUXK。对于其中 MUX21A,当 s=0 和 s=1 时,分别有 y=a 和 y=b。试在一个模块结构中用两个过程来表达此电路。
- 3-6 给出一个四选一多路选择器的 Verilog 描述。选通控制端有四个输入: S0, S1, S2, S3。 当且仅当 S0=0 时 Y=A; S1=0 时, Y=B; S2=0 时, Y=C; S3=0 时, Y=D。

#### 解:

# (1) 解题思路

#### 3-4 解题思路:

3-8 译码器真值表

a2	a1	a0	y0	y1	y2	y3	y4	у5	y6	<b>y</b> 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


一个宽度为3的输入,一个宽度为8的输出。

先设计用 case 语句的译码器,再设计用 if else 语句的译码器。

decoder38a 采用 case 语句

decoder38b 采用 if else 语句

#### 3-5 解题思路:



就直接设计两个过程, 第二个过程的其中一个输入 b 来自第一个过程的输出 y。主要用了 wire 和= ?: 语句。

#### 3-6 解题思路:

采用 if\_else 语句,方便,清晰的表示输入控制和输出的关系。 因为当且仅当 S0=0 时 Y=A;S1=0 时,Y=B;S2=0 时,Y=C;S3=0 时,Y=D。所以我先判断 S3,再 判断 S2,以此类推,相当于有控制的优先级。 注意,这里我设置如果输入均为 1,那么 Y 为 0.

#### (2) 核心模块代码

```
3-4
采用 case 的 decoder38a:
module decoder38a(data_in, result);
input [2:0]data_in;
output reg[7:0]result;
always@(*)
begin
 case (data in)
 3'b000: result = 8'b00000001;
 3'b001: result = 8'b00000010;
 3'b010: result = 8'b00000100;
 3'b011: result = 8'b00001000;
 3'b100: result = 8'b00010000;
 3'b101: result = 8'b00100000;
 3'b110: result = 8'b01000000;
 3'b111: result = 8'b10000000;
 endcase
 end
endmodule
采用 if_else 的 decoder38b:
module decoder38b(data_in, result);
input [2:0]data_in;
output reg[7:0]result;
reg[3:0]SEL;
always@(*)
begin
SEL={data_in[2], data_in[1], data_in[0]};
 if (SEL==0)
    result = 8'b00000001;
 else if (SEL==1)
```

result = 8'b00000010;

```
else if(SEL==2)
    result = 8'b00000100;
     else if(SEL==3)
    result = 8'b00001000;
     else if (SEL==4)
    result = 8'b00010000;
     else if(SEL==5)
    result = 8'b00100000;
     else if (SEL==6)
    result = 8'b01000000;
     else if(SEL==7)
    result = 8'b10000000;
 end
endmodule
3-5 doublemux21a
module doublemux21a(a1, a2, a3, s0, s1, Y);
    input a1, a2, a3, s0, s1;
    output Y;
    wire tp=s0 ? a3 : a2;
    wire Y = s1? tp : a1;
endmodule
3-6 mux41
module mux41 (Y, A, B, C, D, S3, S2, S1, S0);
    output reg Y;
    input A, B, C, D, S3, S2, S1, S0; //有优先级顺序的
    always@(*)
    begin
    if(S3==0)
    Y=D;
    else if (S2==0)
    Y=C;
    else if (S1==0)
    Y=B;
    else if (S0==0)
    Y=A;
    else
    Y=1'b0;
    end
endmodule
```

### (3) 测试模块代码

```
3-4
采用 case 的 decoder38a_test_tb.v:
`timescale 1ns/1ps
module decoder38a_test_tb;
   reg [2:0] data_in;
    wire [7:0] result;
    decoder38a DUT (
        .data_in(data_in),
        .result(result)
   );
    initial begin
        data_in = 0;
        #20;
        data_in = 3'b000;
          #20;
          data_in = 3'b001;
          #20;
          data_in = 3'b010;
          #20;
          data in = 3'b011;
          #20;
          data_in = 3'b100;
          #20;
          data_in = 3'b101;
          #20;
          data_in = 3'b110;
          #20;
          data_in = 3'b111;
```


```
end endmodule
```

```
采用 if_else 的 decoder38b_test_tb.v:
`timescale 1ns/1ps
module decoder38b_test_tb;
   reg [2:0] data_in;
    wire [7:0] result;
    decoder38b DUT (
        .data_in(data_in),
        .result(result)
   );
    initial begin
        data_in = 0;
        #20;
        data_in = 3'b000;
          #20;
          data_in = 3'b001;
          #20;
          data_in = 3'b010;
          #20;
          data_in = 3'b011;
          #20;
          data_in = 3'b100;
          #20;
          data in = 3'b101;
          #20;
          data_in = 3'b110;
          #20;
```


```
data_in = 3'b111;
    end
end modu \\ 1 \\ e
3-5 doublemux21\_test\_tb. v
`timescale 1ns/1ps
module doublemux21a_test_tb;
    reg a1, a2, a3, s1, s0;
    wire y;
    doublemux21a DUT //Device Under Test
         .al(al),
         .a2(a2),
         .a3(a3),
         .s1(s1),
         .s0(s0),
         .Y(y)
    );
    initial begin
         a1 = 1'b1;
         a2 = 1'b1;
         a3 = 1'b0;
         s0 = 1'b0;
         s1 = 1'b0;
         #450 $finish;
    end
    always \#20 a1 = ^{\sim}a1;
    always #40 a2 = ^{\sim}a2;
    always \#60 a3 = ^{\sim}a3;
    always #30 s0 = ^{\sim}s0;
    always #20 s1 = ^{\sim}s1;
    always @(y);
//
         $finish;
// end
endmodule
3-6 \text{ mux}41\_\text{test.tb.v}
`timescale 1ns/1ps
```

```
module mux41_test_tb;
    reg a, b, c, d, s3, s2, s1, s0;
    wire y;
    mux41 DUT //Device Under Test
    (
         .A(a),
         .B(b),
         .C(c),
         .D(d),
         .S3(s3),
         .S2(s2),
         .S1(s1),
         .50(s0),
         . Y (y)
    );
    initial begin
         a = 1'b1;
         b = 1'b1;
         c = 1'b0;
         d = 1'b0;
         s0 = 1'b1;
         s1 = 1'b0;
         s2 = 1'b0;
         s3 = 1'b0;
         #450 $finish;
    end
    always #20 a = ^{\sim}a;
    always #40 b = ^{\sim}b;
    always #60 c = ^{\sim}c;
    always #80 d = ^{\sim}d;
    always #30 s0 = ^s0;
    always #40 s1 = ^{\sim}s1;
    always #50 s2 = ^s2;
    always \#60 \text{ s3} = \text{^{\sim}s3};
    always @(y);
//
         $finish;
// end
end modu \\ 1 \\ e
 (4) RTL View 的网表图
3-4
```


# 采用 case 的 decoder38a




采用 if\_else 的 decoder38b



# 3-5 doublemux21a




# 3-6 mux41




# (5) ModelSim 仿真的结果图

### 3-4

# 采用 case 的 decoder38a



# 采用 if\_else 的 decoder38b



### 3-5 doublemux21a



### 3-6 mux41

