# Xyce & miniXyce

Karthik Aadithya
Eric Keiter
Heidi Thornquist
Electrical & Microsystems Modeling





## Summary

- Xyce
  - Circuit simulator overview
  - Communication / computations
- miniXyce
  - Simple linear device simulator
  - Performance comparison
- Conclusions / Future directions

# **Xyce**

- Parallel SPICE-style circuit simulation code
- **MPI-based** 
  - localized threading
- Third party libraries
  - Trilinos
  - SuperLU/UMFPACK
- SLOC: 370K
  - Mostly devices

```
SLOC
        Directory
                         SLOC-by-Language (Sorted)
                         cpp=271443,lex=154
271597
        DeviceModelPKG
25613
        IOInterfacePKG
                         cpp=25613
15531
        LinearAlgebraServicesPKG ansic=8941,cpp=6590
        NonlinearSolverPKG cpp=14172
14172
9311
        UtilityPKG
                         cpp=9311
        TimeIntegrationPKG cpp=8986
8986
7550
        TopoManagerPKG
                         cpp=7550
        AnalysisPKG
6710
                         cpp=6710
        MultiTimePDEPKG cpp=5754
5754
5478
        ParallelDistPKG cpp=5478
4473
        test
                         cpp = 4473
                         cpp=1481
1481
        CircuitPKG
1033
        ErrorHandlingPKG cpp=1033
825
        LoaderServicesPKG cpp=825
581
        DakotaLinkPKG
                         cpp=581
157
        CircuitStatePKG cpp=157
Totals grouped by language (dominant language first):
             370157 (97.60%)
cpp:
                8941 (2.36%)
ansic:
lex:
                 154 (0.04%)
```


Miniapplica

#### **General Circuit Simulation Flow**

Analog simulation models network(s) of devices coupled via Kirchoff's current and voltage laws

$$f(x(t)) + \frac{dq(x(t))}{dt} = b(t)$$

- Netlist parser
- Nonlinear DAE solver
  - Nonlinear solver
  - Linear solver



### **Netlist Parser**

#### Design for flexibility:

- On some systems, some nodes may not have I/O
- On clusters, nodes may have completely independent file systems.
- Most large netlists are very hierarchical, which makes parallel I/O tricky (but not impossible).

#### Lessons learned:

- Original Xyce parser would do everything on processor 0, and then distribute to other processors.
- For larger problems, this approach ran out of memory on processor 0.

#### Parser redesign:

- Minimal processing on proc 0.
- Each processor streams in its own portion of the circuit.
   Miniapplication Validation Workshop 2010

#### **Netlist Parser**

Netlist is streamed in on processor 0, multiple passes.


#### Pass 1:

- Global "Dot" statements (.TRAN, .OPTION, .PRINT, etc) broadcast to all procs.
- Symbolic flatting, including total device count. Get D/N.
- File pointers determined: .SUBCKT locations. Most subckt info left in netlist file, not stored in memory.

#### Pass 2:

- On proc 0, stream in file in blocks of lines at a time.
- Based on previous symbolic flattening, resolve names (node, device, model)
- MPI\_send resolved devices as raw character buffers to next processor.
- Once the current "send" processor has D/N devices, move on to next.
- Each proc allocates devices as they are received, and owned only by that processor.
- Parsing mostly operation-serial.
   Miniapplication Validation Workshop 2010


# Parallel Approach for Nested Solver Loop



#### **Device Evaluation Phase**

- Balanced by taking into account only the computational work required
- Can take advantage of coarse and fine scale parallelism
  - Partition devices across processors (coarse)
  - Devices of the same type are evaluated at the same time (fine)


## Device vs. Node "Ghosting"




- "Owned"/Internal node
  - processor loads associated rows
- "Not Owned"/External node
  - Dev-node: Load to V-node rows

V-node: Reference for nonlocal data

 Requires global communication to update distribute shared solution vector data





### **Linear Solution Phase**


The linear systems can be challenging to solve because they are heavily influenced by:

- Network Connectivity
  - Hierarchical structure rather than spatial topology
  - Densely connected nodes: O(n)
- Badly Scaled DAEs
  - Compact models designed by engineers, not numerical analysts!
  - DCOP matrices are often ill-conditioned
- Non-Symmetric
  - Heterogeneous matrix structure
  - Not elliptic and/or globally SPD

# **Network Connectivity**

Singleton Removal

Row Singleton: pre-process




#### Connectivity:

- Most nodes very low connectivity -> sparse matrix
- Power node generates very dense row (~0.9\*N)


 $\begin{bmatrix} a_{1j} & & & & \\ a_{2j} & & & & \\ \vdots & & & \vdots \\ 0 & \cdots & 0 & a_{ij} & 0 & \cdots & 0 \\ \vdots & & & & \\ a_{nj} & & & \end{bmatrix} \begin{bmatrix} x_1 \\ \vdots \\ x_j \\ \vdots \\ x_n \end{bmatrix} = \begin{bmatrix} b_1 \\ \vdots \\ b_n \\ \vdots \\ b_n \end{bmatrix}$   $\Rightarrow x_j = b_i/a_{ij}$ Column Singleton: post-process

Bus lines and clock paths generate order of magnitude increases in bandwidth

## Computational Performance



Transmission line scaling variable problem size




ASIC scaling fixed problem size


- Transmission line (max size = 14 million devices).
- ASIC scaling on the right. (much harder problem)
- For both problems, roll off occurs in the linear solve phase.


  Miniapplication Validation Workshop 2010


## Computational Performance


100K Transistor IC Problem














# miniXyce

- Small kernels emulating vital computation / communication for circuit simulation
- First attempt: simple simulation of RC ladder
  - no parser, serial, CG solver, one voltage source & type
- Second attempt: simple linear circuit simulator
  - any circuit with R,L,C components
  - basic netlist parser, single pass
  - multiple voltage/current sources & types
  - GMRES solver, no preconditioner

### **Netlist Parser**


#### Simulation Parameters

Command-line and file inputted parameters

```
circuit = cir5.net
t_start = 0
t_step = 1e-8
t_stop = 10e-6
tol = 1e-06
k = 10
```

• Each run outputs last used parms.txt file

## RC Ladder Simulation Verification



... ok, this looks good, so what's next?

### Conclusions / Future Work

- Compare Xyce & miniXyce
  - scale up problems & processors
  - are simulator profiles similar?
  - but this is not indicative of reality ...
- Individual kernels for analyzing:
  - parsing
  - device evaluation / matrix load kernel
  - graph analysis / linear solver / preconditioner