

## LAB 2 STRUCTURAL REPORT

Academic Integrity (more info @ <https://aisc.uci.edu/>): You are encouraged to discuss the labs at a high level, but the code/equations/simulations you come up with should be your own. By typing “yes” at the end of this question and filling in your name, you certify that the work you are turning in is your own work. Is the work you are turning in your own? yes

If you worked on any portion of your report or vhdl code with other students (discussion at high level & debugging; if more, please describe), please list their names here: \_\_\_\_\_

Student Name: Andy Tran

Student ID: 57422363

Date Completed: 5/3/2021

Time Spent: Reviewing Digital Design Material: 1 hour

Design/Preparation Work: 4 hours

VHDL Coding & Debugging: 2 hours

### STRUCTURAL OVERVIEW

Replace this text w/ the % you feel you completed the lab. Be sure to list your general procedure of how you completed this lab & material (if any) you reviewed to help you complete this lab. Regardless of % stated, provide any details of difficulties (if any) you encountered during this lab. A few sentences are sufficient.

I think I did this lab with 100%. I spent around 2 hours doing the FSM state and truth tables to get the boolean equations, because I have 12 states which had 4 variables each plus the 3 from the input. Then I spent 1 hour putting them in carefully, but missed something on my notes so spent an hour debugging to finally solve the problem.

### LAB 2 TRUTH TABLE(S)

Create a truth table showing **Permit**, **ReturnChange**, and **NextState** based on your FSM. You can use Word, Excel, or even attach a picture of your truth table as long as it is legible. It must be in the correct orientation & legible for full credit.

a = Current State 3  
b = Current State 2  
c = Current State 1  
d = Current State 0

c = NextState 3  
f = NextState 2  
g = NextState 1  
h = NextState 0

$k = \text{Input } 2$   
 $m = \text{Input } 1$   
 $n = \text{Input } 0$

a = current state					Input = k m n									
Current +					e f g h = next state									
	a	b	c	d	000	001	010	011	100	101	110	111	P	R
Init	0	0	0	0	0000	0001	0011	X	0111	X	X	1001	0	0
5 rev	0	0	0	1	0010	0001	0010	X	0010	X	X	0010	0	0
5 rev W	0	0	1	0	0010	0011	0101	X	1000	X	X	0110	0	0
10 rev	0	0	1	1	0100	0011	0011	X	0100	X	X	0100	0	0
10 rev W	0	1	0	0	0100	0101	0111	X	1000	X	X	1010	0	0
15 rev	0	1	0	1	0110	0101	0101	X	0110	X	X	0110	0	0
5 rev W	0	1	1	0	0110	0111	1000	X	1000	X	X	1010	0	0
20 rev	0	1	1	1	0000	0000	0000	X	0000	X	X	0000	1	0
20 prev	1	0	0	0	0000	0000	0000	X	0000	X	X	0000	1	1
Z Cancel	1	0	0	1	0000	0000	0000	X	0000	X	X	0000	0	0
S Cancel	1	0	1	0	0000	0000	0000	X	0000	X	X	0000	0	1

$$e = a'bcd'k'mn' + a'b'cd'k'mn' + a'b'c'd'k'mn' + a'b'cd'k'mn' + a'b'cd'k'mn + a'b'cd'k'mn + a'b'cd'k'mn + a'bcd'k'mn$$

[illegible]

$$C = k'mn'(a'bcd') + k'mn'(a'b'cd' + a'bd') + kmn(a'd')$$

$$f = k'm'n'(a'b'cd + a'bc' + a'bcd') + k'm'n(a'bc' + a'bcd') + k'mn'(a'b'cd' + abc') + kmn(a'b'cd + a'b'cd' + a'bc'd) + kmn(a'b'cd + a'bc'd)$$

## LAB 2 FINAL EQUATIONS

**a = CurrentState3**

**b = CurrentState2**

**c = CurrentState1**

**d = CurrentState0**

**k = Input2**

**m = Input1**

**n = Input0**

**Permit = a'bcd + ab'c'd'**

**ReturnChange = ab'd'**

**NextState3 = k'mn'(a'bcd') + km'n'(a'b'cd' + a'bd') + kmn(a'd')**

**NextState2 = k'm'n'(a'b'cd + a'bc' + a'bcd') + k'm'n(a'bc' + a'bcd') + k'mn'(a'b'cd' + a'bc') + kmn(a'b'cd + a'bc'd)**

**NextState1 = k'm'n'(a'c'd + a'cd') + k'm'n(a'b'c + a'bcd') + k'mn'(a'c'd' + a'b'd) + km'n'(a'b'c' + a'bc'd) + kmn(a'c'd + a'b'cd' + a'bd')**

**NextState0 = k'm'n'(a'b' + a'bc' + a'bcd') + k'mn'(a'c'd' + a'b'c + a'bc'd) + km'n'(a'b'c'd') + kmn(a'b'c'd')**

Explain any optimizations you may have made to your equations here.

I simplified the current state variable to make it a little easier to type in. The simplification will be on the minimum clock cycle pictures.



a = Current State 3  
b = Current State 2  
c = Current State 1  
d = Current State 0

c = NextState 3  
f = NextState 2  
g = NextState 1  
h = NextState 0

$k = \text{Input } 2$   
 $m = \text{Input } 1$   
 $n = \text{Input } 0$

a = current state					Input = k m n									
Current +					e f g h = next state									
	a	b	c	d	000	001	010	011	100	101	110	111	P	R
Init	0	0	0	0	0000	0001	0011	X	0111	X	X	1001	0	0
5 rev	0	0	0	1	0010	0001	0010	X	0010	X	X	0010	0	0
5 rev W	0	0	1	0	0010	0011	0101	X	1000	X	X	0101	0	0
10 rev	0	0	1	1	0100	0011	0011	X	0100	X	X	0100	0	0
10 rev W	0	1	0	0	0100	0101	0111	X	1000	X	X	1010	0	0
15 rev	0	1	0	1	0110	0101	0101	X	0110	X	X	0110	0	0
5 rev W	0	1	1	0	0110	0111	1000	X	1000	X	X	1010	0	0
20 rev	0	1	1	1	0000	0000	0000	X	0000	X	X	0000	1	0
20 prev	1	0	0	0	0000	0000	0000	X	0000	X	X	0000	1	1
Z Cancel	1	0	0	1	0000	0000	0000	X	0000	X	X	0000	0	0
S Cancel	1	0	1	0	0000	0000	0000	X	0000	X	X	0000	0	1

$$e = a'bcd'k'mn' + a'b'cd'k'mn' + a'b'cd'k'mn' + a'b'cd'k'mn' + a'b'cd'k'mn + a'b'cd'k'mn + a'b'cd'k'mn + a'b'cd'k'mn$$

[illegible]

$$C = k'mn'(a'bcd') + k'mn'(a'b'cd' + a'bd') + kmn(a'd')$$

$$f = k'm'n'(a'b'cd + a'bc' + a'bcd') + k'm'n(a'bc' + a'bcd') + k'mn'(a'b'cd' + abc') + kmn(a'b'cd + a'b'cd' + a'bc'd) + kmn(a'b'cd + a'bc'd)$$





$$e) \quad k'mn'(a'bcd') + kmn'(a'b'cd' + a'bc'd' + a'bcd')$$

$$+ kmn(a'b'c'd' + a'b'cd' + a'bc'd' + a'bcd')$$

$$k'mn'(a'bcd') + km'n'(a'b'cd' + a'bd')$$

$$+ kmn(a'b'd' + a'bd')$$

longest path:  
Inverter, 4AND, 2OR  
2AND, 3OR  
 $1 + 3.2 + 2.4 + 2.4 + 2.4$   
11.8

$$k'mn'(a'bcd') + km'n'(a'b'cd' + a'bd') + kmn(a'd')$$

$$f) \quad k'm'n'(a'b'cd + a'bc'd' + a'bc'd + a'bcd') +$$

$$k'm'n(a'bc'd' + a'b'cd + a'bcd') +$$

$$k'mn'(a'b'cd' + a'bc'd' + a'bc'd) +$$

$$k'mn'(a'b'c'd' + a'b'cd + a'bc'd) +$$

$$kmn(a'b'cd + a'bc'd)$$

$$k'm'n'(a'b'cd + a'bc' + a'bcd') +$$

$$k'm'n(a'bc' + a'bcd') +$$

$$k'mn'(a'b'cd' + a'bc') +$$

$$k'mn'(a'b'c'd' + a'b'cd + a'bc'd) +$$

$$kmn(a'b'cd + a'bc'd)$$

longest path: Inverter, 4AND  
3 OR, 2AND, 3OR, 2OR  
 $1 + 3.2 + 2.8 + 2.4 + 2.8$   
 $2.4 = 14.6$

$$\begin{aligned}
 g) & k'm'n' (a'b'c'd + a'b'cd' + a'bc'd + a'bcd') + \\
 & k'm'n (a'b'c'd' + a'b'cd + a'bc'd') + \\
 & k'mn' (a'b'c'd' + a'b'cd + a'bc'd + a'bc'd') + \\
 & kmn (a'b'c'd + a'b'cd' + a'bc'd + a'bc'd + a'bc'd')
 \end{aligned}$$

longest path: inverter, 4 AND, 3 OR,  
3 AND, 3 OR, 2 OR

$$1 + 3.2 + 2.8 + 2.4 + 2.8 + 2.4 = 14.6$$

$$\begin{aligned}
 & k'm'n' (a'c'd + a'cd') + \\
 & k'm'n (a'b'c + a'bcd') + \\
 & k'mn' (a'c'd' + a'b'd) + \\
 & kmn' (a'b'c' + a'bc'd) + \\
 & kmn (a'c'd + a'b'cd' + a'bd')
 \end{aligned}$$

$$\begin{aligned}
 h) & k'm'n (a'b'cd' + a'b'cd + a'bc'd' + a'bc'd + a'bc'd' + a'bc'd + a'bc'd') + \\
 & k'mn' (a'b'cd' + a'b'cd' + a'b'cd + a'bc'd' + a'bc'd) + \\
 & km'n' (a'b'c'd') \\
 & kmn (a'b'c'd')
 \end{aligned}$$

$$\begin{aligned}
 & k'm'n (a'b'c' + a'b'c + a'bc' + a'bcd') + \\
 & k'mn' (a'c'd' + a'b'c + a'bc'd) + \\
 & km'n' (a'b'c'd') \\
 & kmn (a'b'c'd')
 \end{aligned}$$

longest path: inverter, 4 AND,  
3 OR, 2 AND, 4 OR

$$1 + 3.2 + 2.8 + 2.4 + 3.2 = 12.6$$

$$\begin{aligned}
 & k'm'n (a'b' + a'bc' + a'bcd') + \\
 & k'mn' (a'c'd' + a'b'c + a'bc'd) + \\
 & km'n' (a'b'c'd') \\
 & kmn (a'b'c'd')
 \end{aligned}$$




Minimum clock cycle: 10.6

Explain how you derived your minimum clock cycle (as discussed in EECS 31) here.

I derived the minimum clock delay through the delay of the comblogic and state register, the comblogic has a delay of 5.6ns and state register has 4ns delay plus 1ns setup. To find the minimum clock cycle we have to look at the register to register longest path which in this case would be the register's 5ns plus the 5.6ns from the comb logic then back to the register, so it would be  $5.6 + 5 = 10.6$  ns.

## LAB 2 STRUCTURAL SIMULATION GRAPH

Show a screenshot of your final graph here. You should crop it to the appropriate size so that it is legible.





## LAB 2 STRUCTURAL AND BEHAVIORAL SIMULATION GRAPH COMPARISONS

Compare your behavioral & structural graphs here. If there are any differences (delays, outputs, etc.), be sure to explain them here.

There is a difference in the graphs because now the Permit and ReturnChange are slightly delayed due to the delay of the State Register and the delay of the CombLogic. The clock cycles are also longer because they must not violate the setup and holdtime of the comblogic and state registers.