LAB 2 STRUCTURAL REPORT

Academic Integrity (more info @ https://aisc.uci.edu/): You are encouraged to discuss the labs at a high level, but the code/equations/simulations you come up with should be your own. By typing "yes" at the end of this question and filling in your name, you certify that the work you are turning in is your own work. Is the work you are turning in your own? yes

If you worked on any portion of your report or vhdl code with other students (discussion at high level & debugging; if more, please describe), please list their names here: _____

Student Name: Andy Tran Student ID: 57422363

Date Completed: 5/3/2021

Time Spent: Reviewing Digital Design Material: 1 hour

Design/Preparation Work: 4 hours VHDL Coding & Debugging: 2 hours


STRUCTURAL OVERVIEW

Replace this text w/ the % you feel you completed the lab. Be sure to list your general procedure of how you completed this lab & material (if any) you reviewed to help you complete this lab. Regardless of % stated, provide any details of difficulties (if any) you encountered during this lab. A few sentences are sufficient.

I think I did this lab with 100%. I spent around 2 hours doing the FSM state and truth tables to ge the boolean equations, becasue I have 12 states which had 4 variables each plus the 3 from the input. Then I spent 1 hour putting them in carefully, but missed something on my notes so spent an hour debugging to finally solve the problem.

LAB 2 TRUTH TABLE(S)

Create a truth table showing **Permit**, **ReturnChange**, and **NextState** based on your FSM. You can use Word, Excel, or even attach a picture of your truth table as long as it is legible. It must be in the correct orientation & legible for full credit.





LAB 2 FINAL EQUATIONS



Explain any optimizations you may have made to your equations here.

I simplified the current state variable to make it a little easier to type in. The simplification will be on the minimum clock cycle pictures.





```
kinn' (a'bcd') + kmin' (a'b'cd' ta'bc'd' + a'bcd')
    +kmn (a'b'c'd' ta'b'cd' ta'bc'd' ta'bcd')
                                                             longest path:
Inverter, YAND, 20
     kimn' (abcd') + km'n' (a'b'cd' + a'bd')
                                                              1+3,2+ 2,7+2,4+Z
    + kmn (a'b'a' +a'bd')
      K'mn' (a'bcd') + km'n' (a'b'cd' + a'bd') + kmn (a'd')
E) k'm'n' (a'b'cd + a'bc'd + a'bcd') +
k'm'n (a'bc'd + a'bc'd + a'bcd') +
 k'mn' (a'b'cd' + a'bc'd' + a'bc'd) t
kmn' (a'b'c'd' + a'b'cd + a'bc'd) t
  kmn (a'b'cd + a'bc'd)
  Kimin' (a'b'cd + a'bc' + a'bcd') +
                                                   longest pata: Inverter, MANC
                                                   3 OR, 2AND, 30R, 20R
  kimin (a'bc' + a'bcd') +
  k'mn' (a'b'cd' + a'bc') +

kmn' (a'b'cd' + a'b'cd + a'bc'd) +

kmn (a'b'(d + a'bc'd)
                                                  1+3.2+2.8+7.4+2.8
                                                      2.4=14.6
```

```
g Km'n' (a'b'c'd ta'b'cd' ta'bc'd ta'bcd')+
   Kmn (a'b'cd' + a'b'cd + a'bcd') +

Kmn (a'b'c'd' + a'b'c'd + a'b'cd + a'bc'd') +

Kmn' (a'b'c'd' + a'b'c'd + a'bc'd) +
   Kmn (a'b'c'd ta'b'cd'ta'bc'd ta'bc'd ta'bcd')
                                          longest path; inverter, 4 AND, 3 OR,
                                      3AND, 30K, 20R
   Kimin' (a'c'd ta'cd')
                                          1+3.2+2.8+2.4+3.8+2.4=14.6
  - kimin (a'b'c + a'bcd')
   K'mn' (a'c'd'+ a'b'd)
   Kmin' (a'b'c' + a'bc'd) +
   kmn (a'c'd +a'b'cd' + a'bd')
h) k'm'n (a'b'cd' +a'b'c'd +a'b'cd' +a'b'cd +a'bc'd' +a'bc'd +a'bc'd) + k'mn' (a'b'cd' +a'b'cd' + a'b'cd + a'bc'd' +a'bc'd) +
   km'n'(a'b'c'd')
   kmn (a'b'c'd')
   kimin (a'b'c' + a'b'c + a'bc' + a'bcd') +
   Kimn' (ac'a' + a'b'c +a'bc'd) +
  kmin' (a'b'c'd')
  kmn (a'b'c'd')
                                               longest path: invester, 4 AND,
  Km'n (a'b' + a'bc' + a'bcd') +
                                                 3 OR, 2KND, 4 OR
  Km'n' (a'c'd' + a'b'c + a'bc'd) +
                                                1+3,2+7,8+2,4+3.2=12.6
   KMN (a'b'c'd')
```

Minimum clock cyle: 10.6

Explain how you derived your minimum clock cycle (as discussed in EECS 31) here.

I derived the minumum clock delay throguht the dealy of the comblogic and state resister, the comblogis has a dealy of 5.6ns and state register has 4nd delay plus 1ns setup. To find the minimum clock syscle we have to look at the register to register longest path which in this case would be the register's 5ns plus the 5.6ns from the comb logic then back to the register, so it would be 5.6 + 5 = 10.6 ns.

LAB 2 STRUCTURAL SIMULATION GRAPH

Show a screenshot of your final graph here. You should crop it to the appropriate size so that it is legible.



LAB 2 STRUCTURAL AND BEHAVIORAL SIMULATION GRAPH COMPARISONS

Compare your behavioral & structural graphs here. If there are any differences (delays, outputs, etc.), be sure to explain them here.

There is a difference in the graphs because now the Permit and ReturnChange are slightly delayed due to the delay of the State Register and the delay of the CombLogic. The clock cycles are also longer becasue they must not violate the setup and holdtime of the comblogic and state registers.