



COMPUTER ORGANISATION (TỔ CHỨC MÁY TÍNH)

Cache Part I

Acknowledgement

- The contents of these slides have origin from School of Computing, National University of Singapore.
- We greatly appreciate support from Mr. Aaron Tan Tuck Choy for kindly sharing these materials.

Policies for students

- These contents are only used for students PERSONALLY.
- Students are NOT allowed to modify or deliver these contents to anywhere or anyone for any purpose.

Road Map: Part II

Performance

Assembly
Language

Processor:
Datapath

Processor:
Control

Pipelining


Cache



■ Cache Part I

- ❑ Memory Hierarchy
- ❑ The Principle of Locality
- ❑ The Cache Principle
- ❑ Direct-Mapped Cache
- ❑ Cache Structure and Circuitry
- ❑ Cache Write and Write Miss Policy

Data Transfer: The Big Picture



Registers are in the datapath of the processor. If operands are in memory we have to **load** them to processor (registers), operate on them, and **store** them back to memory

Memory Technology : 1950s



**1948: Maurice Wilkes examining EDSAC's delay line memory tubes
16-tubes each storing 32 17-bit words**





Figure 10. IBM 2361 Core Storage

1952: IBM 2361 16KB magnetic core memory




Maurice Wilkes: 2005

Memory Technology Today: DRAM

- **DDR SDRAM**

- **Double Data Rate**
 - **Synchronous Dynamic RAM**
- The dominant memory technology in PC market
- Delivers memory on the positive and negative edge of a clock (double rate)
- Generations:
 - DDR ($\text{MemClkFreq} \times 2(\text{double rate}) \times 8 \text{ words}$)
 - DDR2 ($\text{MemClkFreq} \times 2(\text{multiplier}) \times 2 \times 8 \text{ words}$)
 - DDR3 ($\text{MemClkFreq} \times 4(\text{multiplier}) \times 2 \times 8 \text{ words}$)
 - DDR4 (due 2014)




DRAM Capacity Growth

Growth of Capacity per DRAM Chip

❖ DRAM capacity quadrupled almost every 3 years

✧ 60% increase per year, for 20 years




Introduction

ICS 233 – Computer Architecture and Assembly Language – KFUPM

© Mohamed Mudawar – slide 41

DRAM Chip Capacity




- Unprecedented growth in density, but we still have a problem

Processor-DRAM Performance Gap


Memory Wall:

1 GHz Processor \rightarrow 1 ns per clock cycle

50 ns for DRAM access \rightarrow 50 processor clock cycles per memory access !!



Faster Memory Technology: SRAM




SRAM

6 transistors per memory cell

→ **Low density**

Fast access latency of 0.5 – 5 ns



DRAM

1 transistor per memory cell


→ **High density**

Slow access latency of 50-70ns

Slow Memory Technologies: Magnetic Disk



Drive Physical and Logical Organization




Typical high-end hard disk:

Average Latency: 4 - 10 ms

Capacity: 500-2000GB

Quality vs Quantity



	Capacity	Latency	Cost/GB
Register	100s Bytes	20 ps	\$\$\$\$
SRAM	100s KB	0.5-5 ns	\$\$\$
DRAM	100s MB	50-70 ns	\$
Hard Disk	100s GB	5-20 ms	Cents
Ideal	1 GB	1 ns	Cheap

Best of Both Worlds


- What we want:
 - A **BIG** and **FAST** memory
 - Memory system should perform like 1GB of SRAM (1ns access time) but cost like 1GB of slow memory

Key concept:


Use a hierarchy of memory technologies:

- ❖ Small but fast memory near CPU
- ❖ Large but slow memory farther away from CPU

Memory Hierarchy: Illustration



The Library Analogy



Imagine you are forced to put back a book to its bookshelf before taking another book.....

Solution: Book on the Table!



What if you are allowed to take the books that are **likely to be needed soon** with you and place them nearby on the desk?


Cache: The Basic Idea

- Keep the frequently and recently used data in **smaller but faster** memory
- Refer to bigger and slower memory:
 - Only when you cannot find data/instruction in the faster memory
- Why does it work?

Principle of Locality


Program accesses only a small portion of the memory address space within a small time interval

Types of Locality



- **Temporal locality**
 - If an item is referenced, it will tend to be referenced again soon
- **Spatial locality**
 - If an item is referenced, nearby items will tend to be referenced soon
- Different locality for
 - Instructions
 - Data


Working Set: Definition



- Set of locations accessed during Δt
- Different phases of execution may use different working sets


Our aim is to **capture the working set and keep it in the memory closest to CPU**

Two Aspects of Memory Access



- How to make SLOW main memory appear faster?
 - **Cache** – a small but fast SRAM near CPU
 - **Hardware managed:** Transparent to programmer
- How to make SMALL main memory appear bigger than it is?
 - **Virtual memory**
 - **OS managed:** Transparent to programmer
 - Not in the scope of this module

Memory Access Time: Terminology



- **Hit**: Data is in cache (e.g., **X**)
 - **Hit rate**: Fraction of memory accesses that hit
 - **Hit time**: Time to access cache
- **Miss**: Data is not in cache (e.g., **Y**)
 - **Miss rate** = $1 - \text{Hit rate}$
 - **Miss penalty**: Time to replace cache block + deliver data
- Hit time < Miss penalty

Memory Access Time: Formula

Average Access Time

$$= \text{Hit rate} \times \text{Hit Time} + (1 - \text{Hit rate}) \times \text{Miss penalty}$$

Example:

- Suppose our on-chip SRAM (cache) has **0.8 ns** access time, but the fastest DRAM (main memory) we can get has an access time of **10ns**. **How high a hit rate** do we need to sustain an average access time of **1ns**?


MEMORY \leftrightarrow CACHE MAPPING

Where to place the memory block in cache?

Preliminary: Cache Block/Line (1/2)

- **Cache Block/Line:**
 - Unit of transfer between memory and cache
- Block size is typically one or more words
 - e.g.: 16-byte block \cong 4-word block
 - 32-byte block \cong 8-word block
- Why block size is bigger than word size?

Preliminary: Cache Block/Line (2/2)



Direct Mapping Analogy




Imagine there are 26 “locations” on the desk to store book. A book’s location is determined by the first letter of its title.
➔ Each book **has exactly one location**

Direct Mapped Cache: Cache Index

Block Number (Not Address!)


Cache Index





Direct Mapped Cache: Cache Tag

Block Number (Not Address!)

Cache Index



Direct Mapped Cache: Mapping



Cache Block size = 2^N bytes


Number of cache blocks = 2^M

Offset = **N bits**

Index = **M bits**

Tag = **$32 - (N + M)$ bits**

Cache Structure



Cache



Along with a data block (line), cache contains

1. **Tag** of the memory block
2. **Valid bit** indicating whether the cache line contains valid data

Cache hit :

(Valid[index] = TRUE) **AND**
(Tag[index] = Tag[memory address])



Cache Mapping: Example



Offset, **N** = 4 bits

Block Number = $32 - 4 = 28$ bits

Check: Number of Blocks = 2^{28}



Number of Cache Blocks


= $16\text{KB} / 16\text{bytes} = 1024 = 2^{10}$

Cache Index, **M** = 10bits

Cache Tag = $32 - 10 - 4 = 18$ bits

Cache Circuitry: Example

16-KB cache:
4-word (16-byte) blocks



MEMORY LOAD INSTRUCTION

Trace and learn.....

Accessing Data: Setup

- Given a direct mapped 16KB cache:
 - 16-byte blocks x 1024 cache blocks
- Trace the following memory accesses:

Tag														Index				Offset			
31														14		13		4		3	0
000000000000000000000000														000000000001				0100			
000000000000000000000000														000000000001				1100			
000000000000000000000000														000000000011				0100			
000000000000000000000010														000000000001				1000			
000000000000000000000000														000000000001				0000			


Accessing Data: Initial State

- Initially cache is empty
→ All **valid** bits are 0

		← Data →					
		Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0		0					
1		0					
2		0					
3		0					
4		0					
5		0					
			
1022		0					
1023		0					

Accessing Data: LOAD #1-1

- Load from
- Step 1.** Check Cache Block at Index 1



← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #1-2

Tag

Index

Offset

- Load from

Step 2. Data in block 1 is invalid [Cold/Compulsory miss]

00000000000000000000

0000000001

0100

← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #1-3

Tag

Index

Offset

- Load from

Step 3. Load 16 bytes from memory, set tag and valid bit

00000000000000000000	0000000001	0100
----------------------	------------	------

		Data				
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #1-4

Tag

Index

Offset

- Load from

Step 4. Return **Word1** (byte offset = 4) to Register

00000000000000000000

0000000001

0100



		← Data →				
		Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #2-1

Tag

Index

Offset

- Load from

Step 1. Check Cache Block at Index 1

00000000000000000000

0000000001

1100



← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #2-2

- Load from

Step 2. [Cache Block is valid] AND [tag matches] → Cache hit!



		← Data →				
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #2-3

Tag

Index

Offset

- Load from

00000000000000000000

0000000001

1100

Step 3. Return **Word3** (byte offset = 12) to Register [**Spatial Locality**]

← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
... ..						
1022	0					
1023	0					

Accessing Data: LOAD #3-1

Tag

Index

Offset

- Load from

Step 1. Check Cache Block at Index 3

00000000000000000000

0000000011

0100



← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
... ..						
1022	0					
1023	0					

Accessing Data: LOAD #3-2

- Load from

Step 2. Data in block 3 is invalid [Cold/Compulsory miss]



← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	0					
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #3-3

- Load from

Step 3. Load 16 bytes from memory, Set tag and valid bit

00000000000000000000	0000000011	0100
----------------------	------------	------

← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #3-4

Tag

Index

Offset

- Load from

Step 4. Return **Word1** (byte offset = 4) to Register

00000000000000000000

0000000011

0100



← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #4-1

Tag

Index

Offset

- Load from

Step 1. Check Cache Block at Index 1

000000000000000010

0000000001

0100



← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
... ..						
1022	0					
1023	0					

Accessing Data: LOAD #4-2

Tag

Index

Offset

- Load from

000000000000000010

0000000001

0100

Step 2. Cache block is Valid but Tag mismatches [Cold Miss]

		← Data →				
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #4-3

Tag

Index

Offset

- Load from

000000000000000010

0000000001

0100

Step 3. Replace block 1 with new data; Setting

← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	2	E	F	G	H
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #4-4

Tag

Index

Offset

- Load from

00000000000000000010

0000000001

0100

Step 4. Return **Word1** (byte offset = 4) to Register

← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	2	E	F	G	H
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #5-1

Tag

Index

Offset

- Load from

00000000000000000000

0000000001

0000

Step 1. Check Cache Block at index 1

← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	2	E	F	G	H
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #5-2

Tag

Index

Offset

- Load from

00000000000000000000

0000000001

0000

Step 2. Cache block is Valid but Tag mismatches [Conflict Miss]

		Data				
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	2	E	F	G	H
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #5-3

Tag

Index

Offset

- Load from

00000000000000000000

0000000001

0000

Step 3. Replace block 1 with new data; Setting

← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Accessing Data: LOAD #5-4

Tag

Index

Offset

- Load from

00000000000000000000

0000000001


0000

Step 4. Return **Word0** (byte offset = 0) to Register




← Data →

Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Cache – Load Instruction: Summary



Exercise #1: Setup Information



Offset, **N** =

Block Number =



Number of Cache Blocks =

Cache Index, **M** =

Cache Tag =

Exercise #2: Tracing Memory Access

- Using the given setup, trace the following memory loads:
 - Load from addresses:
4, 0, 8, 12, 36, 0, 4
- Note that “A”, “B” “J” represent word-size data

Memory Content

Address	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J
...	...

Exercise #2: Load #1

Addresses: 4, 0, 8, 12, 36, 0, 4

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Tag

Index Offset

Address 4 =

00000000000000000000000000000000

00

100

Index	Valid	Tag	Word0	Word1
0	0			
1	0			
2	0			
3	0			

Exercise #2: Load #2

Addresses: 4, 0, 8, 12, 36, 0, 4

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Tag

Index Offset

Address 0 = 00000000000000000000000000000000 00 000

Index	Valid	Tag	Word0	Word1
0	1	0000..000	A	B
1	0			
2	0			
3	0			

Exercise #2: Load #3

Addresses: 4, 0, 8, 12, 36, 0, 4

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Tag

Index Offset

Address 8 =

00000000000000000000000000000000 01 000

Index	Valid	Tag	Word0	Word1
0	1	0000..000	A	B
1	1	0000..000	C	D
2	0			
3	0			

Exercise #2: Load #4

Addresses: 4, 0, 8, **12**, 36, 0, 4

Address 12 =
Tag
 00000000000000000000000000000000

Index
 01

Offset
 100

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Index	Valid	Tag	Word0	Word1
0	1	0000..000	A	B
1	1	0000..000	C	D
2	0			
3	0			

Exercise #2: Load #5

Addresses: 4, 0, 8, 12, 36, 0, 4

Address 36 =

Tag	Index	Offset
00000000000000000000000000000001	00	100

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Index	Valid	Tag	Word0	Word1
0	1	0000..001	I	J
1	1	0000..000	C	D
2	0			
3	0			

Exercise #2: Load #6

Addresses: 4, 0, 8, 12, 36, **0**, 4

Address 0 =
Tag
 00000000000000000000000000000000

Index
 00

Offset
 000

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Index	Valid	Tag	Word0	Word1
0	1	0000..001	I	J
1	1	0000..000	C	D
2	0			
3	0			

Exercise #2: Load #7

Addresses: 4, 0, 8, 12, 36, 0, **4**

Address 4 = Tag Index Offset

00000000000000000000000000000000	00	100
----------------------------------	----	-----

Addr.	Data
0	A
4	B
8	C
12	D
...	...
32	I
36	J

Index	Valid	Tag	Word0	Word1
0	0			
1	0			
2	0			
3	0			

MEMORY STORE INSTRUCTION

A little trickier

Writing Data: STORE #1-1

Tag

Index

Offset

- Store **X** to

00000000000000000000

0000000001

1000

Step 1. Check Cache Block 1

← Data →						
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Writing Data: STORE #1-2

Tag

Index

Offset

- Store **X** to

00000000000000000000	0000000001	1000
----------------------	------------	------

Step 2. . [Cache Block is Valid] AND [Tag matches] → Cache hit!

		Data				
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	C	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					


Writing Data: STORE #1-3

Tag

Index

Offset

- Store **X** to




Step 3. Replace Word2 (offset = 8) with **X** [See any problem here?]

		← Data →				
Index	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0					
1	1	0	A	B	X	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
...						
1022	0					
1023	0					

Changing Cache Content: Write Policy

- ❑ Cache and main memory are inconsistent
 - Modified data only in cache, not in memory!
- ❑ **Solution 1: Write-through** cache
 - Write data both to cache and to main memory
- ❑ **Solution 2: Write-back** cache
 - Only write to cache
 - Write to main memory only when cache block is replaced (evicted)

Write Through Cache



- **Problem:**
 - Write will operate at the speed of main memory!
- **Solution:**
 - Put a write buffer between cache and main memory
 - Processor: writes data to cache + write buffer
 - Memory controller: write contents of the buffer to memory

Write Back Cache

- **Problem:**

- Quite wasteful if we write back every evicted cache blocks

- **Solution:**

- Add an additional bit (**Dirty bit**) to each cache block
- Write operation will change dirty bit to 1
 - Only cache block is updated, no write to memory
- When a cache block is replaced:
 - Only write back to memory if dirty bit is 1

Handling Cache Misses

- On a **Read Miss**:

- Data loaded into cache and then load from there to register
-


- Write Miss option 1: **Write allocate**

- Load the complete block into cache
- Change only the required word in cache
- Write to main memory depends on write policy

- Write Miss option 2: **Write around**

- Do not load the block to cache
- Write directly to **main memory only**

Cache – Store Instructions: Summary



Summary

- Memory hierarchy gives the illusion of a fast and big memory
- Hardware-managed cache is an integral component of today's processors
- Next lecture: How to improve cache performance

Reading Assignment

- **Large and Fast: Exploiting Memory Hierarchy**
 - Chapter 7 sections 7.1 – 7.2 (3rd edition)
 - Chapter 5 sections 5.1 – 5.2 (4th edition)



Q&A