

# COMPUTER ORGANISATION (TỔ CHỨC MÁY TÍNH)

# **Cache Part II**

# Acknowledgement

- The contents of these slides have origin from School of Computing, National University of Singapore.
- We greatly appreciate support from Mr. Aaron Tan Tuck Choy for kindly sharing these materials.

## Policies for students

- These contents are only used for students PERSONALLY.
- Students are NOT allowed to modify or deliver these contents to anywhere or anyone for any purpose.



**Performance** 

**Assembly** Language

Processor: Datapath

Processor: Control

**Pipelining** 

Cache



- Type of Cache Misses
- Direct-Mapped Cache
- Set Associative Cache
- Fully Associative Cache
- Block Replacement Policy
- Cache Framework
- Improving Miss Penalty
- Multi-Level Caches

# Compulsory / Cold Miss

- First time a memory block is accessed
- Cold fact of life: Not much can be done
- Solution: Increase cache block size

### **Conflict Miss**

- Two or more distinct memory blocks map to the same cache block
- Big problem in direct-mapped caches
- Solution 1: Increase cache size
  - Inherent restriction on cache size due to SRAM technology
- Solution 2: Set-Associative caches (coming next ..)


## **Capacity Miss**


- Due to limited cache size
- Will be further clarified in "fully associative caches" later

# Black Cinc Trade (4/2) Average Access Time


= Hit rate x Hit Time + (1-Hit rate) x Miss penalty

- Larger block size:
  - + Takes advantage of spatial locality
  - Larger miss penalty: Takes longer time to fill up the block
  - -- If block size is too big relative to cache size
    - → Too few cache blocks → miss rate will go up






# Block Size Tradeoff (2/2)



# SET ASSOCIATIVE CACHE

Another way to organize the cache blocks

Set-Associative (SA) Cache Analogy



# Set Associative (SA) Cache


## N-way Set Associative Cache

A memory block can be placed in a fixed number of locations (N > 1) in the cache

## Key Idea:

- Cache consists of a number of sets:
  - Each set contains N cache blocks
- Each memory block maps to a unique cache set
- Within the set, a memory block can be placed in any element of the set

## **SA** Cache Structure



2-way Set Associative Cache

- An example of 2-way set associative cache
  - Each set has two cache blocks
- A memory block maps to an unique set
  - In the set, the memory block can be placed in either of the cache blocks
  - → Need to search both to look for the memory block

# Set-Associative Cache: Mapping

### **Memory Address**



Cache Block size =  $2^N$  bytes



= (BlockNumber) modulo (NumberOfCacheSets)



Cache Block size = 2<sup>N</sup> bytes

Number of cache sets =  $2^{M}$ 

Offset = N bits

**Set Index = M bits** 


Tag = 32 - (N + M) bits

#### **Observation:**

It is essentially unchanged from the direct-mapping formula

# SA Cache Mapping: Example





#### **Memory Address**



Offset, N = 2 bits

**Block Number** = 32 - 2 = 30 **bits** 

Check: Number of Blocks = 230



#### **Number of Cache Blocks**


4-way associative, number of sets

$$= 1024 / 4 = 256 = 28$$


Set Index, M = 8 bits

**Cache Tag** = 
$$32 - 8 - 2 = 22$$
 bits

# Set Associative Cache Circuitry




#### Advantage of Associativity (1/3) Cache Index **Block Number** (Not Address) Cache Memory **Direct Mapped Cache Example:** Given this memory access sequence: 0 4 0 4 0 4 0 4 **Result:** Cold Miss = **2** (First two accesses) Conflict Miss = **6** (The rest of the accesses)



# Advantage of Associativity (3/3)

## **Rule of Thumb:**

A direct-mapped cache of size **N** has about the same miss rate as a 2-way set associative cache of size **N/2** 



# SA Cache Example: Setup

- Given:
  - Memory access sequence: 4, 0, 8, 36, 0
  - 2-way set-associative cache with a total of four 8-byte blocks → total of 2 sets
  - Indicate hit/miss for each access



Offset, N = 3 bits Block Number = 32 - 3 = 29 bits

2-way associative, number of sets= 2 = 2<sup>1</sup> Set Index, M = 1 bits

**Cache Tag** = 32 - 3 - 1 = 28 bits

# Example: LOAD #1

4) 0 , 8, 36, 0

**Tag** 

**Index Offset** 

Check: Both blocks in Set 0 are invalid [ Cold Miss ]

Result: Load from memory and place in Set 0 - Block 0

		Block 0				Blo	ck 1	
Set Index	Valid	Tag	wo	W1	Valid	Tag	wo	W1
0	Ø1	0	M[0]	M[4]	0			
1	0				0			

# Example: LOAD #2

Miss Hit 4,(0), 8, 36, 0

Tag

**Index Offset** 

## Result:

[Valid and Tag match] in Set 0-Block 0 [Spatial Locality]

		Block 0				Blo	ck 1	
Set Index	Valid	Tag	wo	<b>W1</b>	Valid	Tag	wo	W1
0	1	0	M[0]	M[4]	0			
1	0				0			

Tag

# Example: LOAD #3

Miss Hit Miss 4, 0, (8) 36, 0

Index Offset

1 000

Check: Both blocks in Set 1 are invalid [ Cold Miss ]

Result: Load from memory and place in Set 1 - Block 0

Block 0 **Block 1** Set Valid WO **Valid** W1 WO W1 Tag Tag **Index** M[0]0 0 0 M[4]1 [8]MØ 1 0 M[12]0

Miss Hit Miss Miss 4, 0, 8, 36, 0

## Example: LOAD #4

**Tag** 

**Index Offset** 

Check: [Valid but tag mismatch] Set 0 - Block 0

[Invalid] Set 0 - Block1 [ Cold Miss ]

Result: Load from memory and place in Set 0 - Block 1

		Block 0				Block 1			
Set Index	Valid	Tag	WO	W1	Valid	Tag	W0	W1	
0	1	0	M[0]	M[4]	Ø 1	2	M[32]	M[36]	
1	1	0	M[8]	M[12]	0				

Miss Hit Miss Miss Hit 4, 0, 8, 36, (0)

## Example: LOAD #5

**Tag** 

**Index Offset** 

■ Load from **0** →

0 000

Check: [Valid and tag match] Set 0-Block 0
[Valid but tag mismatch] Set 0-Block1


[ Temporal Locality ]

		Bl	ock 0		Block 1			
Set Idx	Valid	Tag	wo	W1	Valid	Tag	WO	W1
0	1	0	M[0]	M[4]	1	2	M[32]	M[36]
1	1	0	M[8]	M[12]	0			

# FULLY ASSOCIATIVE CACHE

How about total freedom?

# Fully-Associative (FA) Analogy



Let's not restrict the book by title any more. A book can go into any location on the desk!

# Fully Associative (FA) Cache

## Fully Associative Cache

A memory block can be placed in any location in the cache

## Key Idea:

- Memory block placement is no longer restricted by cache index / cache set index
- ++ Can be placed in any location, BUT
- --- Need to search all cache blocks for memory access

# Fully Associative Cache: Mapping

### **Memory Address**



Cache Block size =  $2^N$  bytes

-----



Cache Block size =  $2^N$  bytes Number of cache blocks =  $2^M$ 

Offset = N bits


Tag = 32 - N bits

#### **Observation:**

The block number serves as the tag in FA cache


# Fully Associative Cache Circuitry

- Example:
  - 4KB cache size and 16-Byte block size
  - Compare tags and valid bit in parallel



No Conflict Miss (since data can go anywhere)

## Cache Performance



Total Miss = Cold miss + Conflict miss + Capacity miss

Capacity miss (FA) = Total miss (FA) – Cold miss (FA), when Conflict Miss→0

# BLOCK REPLACEMENT POLICY


Who should I kick out next....?

# Block Replacement Policy (1/3)

- Set Associative or Fully Associative Cache:
  - Can choose where to place a memory block
  - Potentially replacing another cache block if full
  - Need block replacement policy
- Least Recently Used (LRU)
  - How: For cache hit, record the cache block that was accessed
    - When replacing a block, choose one which has not been accessed for the longest time
  - Why: Temporal locality

# Block Replacement Policy (2/3)

- Least Recently Used policy in action:
  - 4- way Cache
  - Memory accesses: 0 4 8 12 4 16 12 0 4



# Block Replacement Policy (3/3)

- Drawback for LRU
  - Hard to keep track if there are many choices
- Other replacement policies:
  - First in first out (FIFO)
    - Second chance variant
  - Random replacement (RR)
  - Least frequently used (LFU)

# Additional Example #1

- Direct-Mapped Cache:
  - Four 8-byte blocks
- Memory accesses:
  - (4,\(8,\(36)\) 48, 68, 0, 32

Addr:	Tag	Index	Offset
4:	00000	00	100
8:	00000	01	000
36:	00001	00	100
48:	00001	10	000
68:	00010	00	100
0:	00000	00	000
32:	00001	00	000

Index	Valid	Tag	Word0	Word1
0	Ø 1	<del>0</del> 1	M[0] M[32]	<del>M[4]</del> M[36]
1	Ø 1	0	M[8]	M[12]
2	0			
3	0			

# Additional Example #2

- Fully-Associative Cache:
  - Four 8-byte blocks
  - LRU Replacement Policy
- Memory accesses:
  - (4,(8,(36)) 48, 68, 0, 32

Addr:	Tag	Offset
4:	0000000	100
8:	0000001	000
36:	0000100	100
48:	0000110	000
68:	0001000	100
0:	0000000	000
32:	0000100	000

Index	Valid	Tag	Word0	Word1
0	<b>Ø</b> 1	0	M[0]	M[4]
1	<b>&amp;</b> 1	1	M[8]	M[12]
2	01	4	M[32]	M[36]
3	0			

# Additional Example #3 - 2-way Set-Associative Cache:

- - Four 8-byte blocks
  - LRU Replacement Policy
- Memory accesses:

4, (8, (36) 48, 68, 0, 32

Addr:	Tag	Index	Offset
4:	00000	0	100
8:	00000	1	000
36:	000010	0	100
48:	000011	0	000
68:	000100	0	100
0:	00000	0	000
32:	000010	0	000

	Block 0				Block 1			
Set Index	Valid	Tag	Word0	Word1	Valid	Tag	Word0	Word1
0	<b>ø</b> 1	0	M[0]	M[4]	<b>ø</b> 1	2	M[32]	M[36]
1	<b>9</b> <sub>1</sub>	0	M[8]	M[12]	0			

# Cache Organizations: Summary

One-way set associative (direct mapped)

Block	Tag	Data
0		
1		
2 3		
3		
4		
4 5		
6		
7		

Two-way set associative

Set	Tag	Data	Ta	Data
0			g	
1				
2				
3				

Four-way set associative

Set	Tag	Data	Ta	Data	Tag	Data	Ta	Data
0			g				g	
1								

Eight-way set associative (fully associative)

Tag	Data	Та	Data	Tag	Data	Ta	Data	Tag	Data	Ta	Data	Tag	Data	Ta	Data
		g				g				g				g	

# Cache Framework (1/2)

Block Placement: Where can a block be placed in cache?

## **Direct Mapped:**

 Only one block defined by index

## N-way Set-Associative:

 Any one of the N blocks within the set defined by index

## **Fully Associative:**

Any cache block

# **Block Identification:** How is a block found if it is in the cache?

## **Direct Mapped:**

 Tag match with only one block

## N-way Set Associative:

 Tag match for all the blocks within the set

## **Fully Associative:**

 Tag match for all the blocks within the cache

## Cache Framework (2/2)

**Block Replacement:** Which block should be replaced on a cache miss?

## **Direct Mapped:**

No Choice

## N-way Set-Associative:

Based on replacement policy

## **Fully Associative:**

Based on replacement policy

Write Strategy: What happens on a write?

Write Policy: Write-through vs. write-back

Write Miss Policy: Write allocate vs. write no allocate

# **EXPLORATION**

What else is there?

## Improving Cache Penalty


## Average access time =

Hit rate x Hit Time + (1-Hit rate) x Miss penalty


- So far, we tried to improve Miss Rate:
  - Larger block size
  - Larger Cache
  - Higher Associativity
- What about Miss Penalty?

# Multilevel Cache: Idea Options:

- - Separate data and instruction caches or a unified cache
- Sample sizes:
  - L1: 32KB, 32-byte block, 4-way set associative
  - L2: 256KB, 128-byte block, 8-way associative
  - L3: 4MB, 256-byte block, Direct mapped



## Example: Intel Processors




## **Pentium 4 Extreme Edition**

L1: 12KB I\$ + 8KB D\$

L2: 256KB

L3: 2MB



## **Itanium 2 McKinley**


L1: 16KB I\$ + 16KB D\$

L2: 256KB

L3: 1.5MB - 9MB

## Trend: Intel Core i7-3960K

## Intel® Core™ i7-3960X Processor Die Detail



### Intel Core i7-3960K

## per die:

- -2.27 billion transistors
- -15MB shared Inst/Data Cache (LLC)

### per Core:

- -32KB L1 Inst Cache
- -32KB L1 Data Cache
- -256KB L2 Inst/Data Cache
- -up to 2.5MB LLC

# Reading Assignment

- Large and Fast: Exploiting Memory Hierarchy
  - Chapter 7 sections 7.3 (3<sup>rd</sup> edition)
  - Chapter 5 sections 5.3 (4<sup>th</sup> edition)



Q&A