

COMPUTER ORGANISATION (TỔ CHỨC MÁY TÍNH)

Cache Part I

Acknowledgement

- The contents of these slides have origin from School of Computing, National University of Singapore.
- We greatly appreciate support from Mr. Aaron Tan Tuck Choy for kindly sharing these materials.

Policies for students

- These contents are only used for students PERSONALLY.
- Students are NOT allowed to modify or deliver these contents to anywhere or anyone for any purpose.

Cache I 4

Road Map: Part II

Performance

Assembly Language

Processor: Datapath

Processor: Control


Pipelining

Cache



- Memory Hierarchy
- The Principle of Locality
- The Cache Principle
- Direct-Mapped Cache
- Cache Structure and Circuitry
- Cache Write and Write Miss Policy

Data Transfer: The Big Picture





Registers are in the datapath of the processor. If operands are in memory we have to **load** them to processor (registers), operate on them, and **store** them back to memory

Memory Technology: 1950s



1948: Maurice Wilkes examining EDSAC's delay line memory tubes 16-tubes each storing 32 17-bit words







Maurice Wilkes: 2005

1952: IBM 2361 16KB magnetic core memory


Memory Technology Today: DRAM

- DDR SDRAM
 - Double Data Rate
 - Synchronous Dynamic RAM
 - The dominant memory technology in PC market
 - Delivers memory on the positive and negative edge of a clock (double rate)
 - Generations:
 - DDR (MemClkFreq x 2(double rate) x 8 words)
 - DDR2 (MemClkFreq x 2(multiplier) x 2 x 8 words)
 - DDR3 (MemClkFreq x 4(multiplier) x 2 x 8 words)
 - DDR4 (due 2014)


DRAM Capacity Growth

Growth of Capacity per DRAM Chip

❖ DRAM capacity quadrupled almost every 3 years
♦ 60% increase per year, for 20 years



DRAM Chip Capacity




Unprecedented growth in density, but we still have a problem

Processor-DRAM Performance Gap


Memory Wall:


1 GHz Processor → 1 ns per clock cycle

50 ns for DRAM access → 50 processor clock cycles per memory access !!



Faster Memory Technology: SRAM





SRAM

6 transistors per memory cell

→ Low density

Fast access latency of 0.5 - 5 ns

DRAM

1 transistor per memory cell


→ High density

Slow access latency of 50-70ns

Slow Memory Technologies: Magnetic Disk



Drive Physical and Logical Organization



Typical high-end hard disk:

Average Latency: 4 - 10 ms

Capacity: 500-2000GB

Quality vs Quantity

Processor

Control

Datapath Registers

Memory (DRAM) Devices
Input
Output
(Harddisk)







	Capacity	Latency	Cost/GB
Register	100s Bytes	20 ps	\$\$\$\$
SRAM	100s KB	0.5-5 ns	\$\$\$
DRAM	100s MB	50-70 ns	\$
Hard Disk	100s GB	5-20 ms	Cents
Ideal	1 GB	1 ns	Cheap

Best of Both Worlds


- What we want:
 - A BIG and FAST memory
 - Memory system should perform like 1GB of SRAM (1ns access time) but cost like 1GB of slow memory

Key concept:

Use a hierarchy of memory technologies:

- Small but fast memory near CPU
- Large but slow memory farther away from CPU

Memory Hierarchy: Illustration



The Library Analogy





Imagine you are forced to put back a book to its bookshelf before taking another book......

Solution: Book on the Table!



What if you are allowed to take the books that are **likely to be needed soon** with you and place them nearby on the desk?


Cache: The Basic Idea

- Keep the frequently and recently used data in smaller but faster memory
- Refer to bigger and slower memory:
 - Only when you cannot find data/instruction in the faster memory
- Why does it work?

Principle of Locality

Program accesses only a small portion of the memory address space within a small time interval

Types of Locality



Temporal locality

 If an item is referenced, it will tend to be referenced again soon

Spatial locality


 If an item is referenced, nearby items will tend to be referenced soon

Different locality for

- Instructions
- Data

CS2100


Working Set: Definition




- Set of locations accessed during ∆t
- Different phases of execution may use different working sets

Our aim is to capture
the working set and
keep it in the memory
closest to CPU

Two Aspects of Memory Access



- ■How to make SLOW main memory appear faster?
 - Cache a small but fast SRAM near CPU
 - Hardware managed: Transparent to programmer
- How to make SMALL main memory appear bigger than it is?
 - Virtual memory
 - OS managed: Transparent to programmer
 - Not in the scope of this module



- Hit: Data is in cache (e.g., X)
 - Hit rate: Fraction of memory accesses that hit
 - Hit time: Time to access cache
- Miss: Data is not in cache (e.g., Y)
 - Miss rate = 1 Hit rate
 - Miss penalty: Time to replace cache block + deliver data
- Hit time < Miss penalty

Memory Access Time: Formula

Average Access Time

= Hit rate x Hit Time + (1-Hit rate) x Miss penalty

Example:

Suppose our on-chip SRAM (cache) has 0.8 ns access time, but the fastest DRAM (main memory) we can get has an access time of 10ns. How high a hit rate do we need to sustain an average access time of 1ns?


MEMORY ←→ CACHE MAPPING

Where to place the memory block in cache?


Preliminary: Cache Block/Line (1/2)

- Cache Block/Line:
 - · Unit of transfer between memory and cache
- Block size is typically one or more words
- Why block size is bigger than word size?

Preliminary: Cache Block/Line (2/2)




Direct Mapping Analogy




Imagine there are 26 "locations" on the desk to store book. A book's location is determined by the first letter of its title.

→ Each book has exactly one location

Direct Mapped Cache: Cache Index



Direct Mapped Cache: Cache Tag



Direct Mapped Cache: Mapping

Memory Address







Cache Block size = 2^N bytes


Number of cache blocks = 2^{M}

Offset = N bits

Index = M bits

Tag = 32 - (N + M) bits

Cache Structure



Along with a data block (line), cache contains

- 1. Tag of the memory block
- 2. Valid bit indicating whether the cache line contains valid data

```
Cache hit :
( Valid[index] = TRUE ) AND
( Tag[ index ] = Tag[ memory address ] )
```

Cache Mapping: Example

Memory 4GB

1 Block = 16 bytes

Cache 16KB

1 Block = 16 bytes

Memory Address



Offset, N = 4 bits

Block Number = 32 - 4 = 28 bits

Check: Number of Blocks = 2²⁸




Number of Cache Blocks

$$= 16KB / 16bytes = 1024 = 2^{10}$$

Cache Index, M = 10bits

Cache Tag = 32 - 10 - 4 = 18 bits

Cache Circuitry: Example



MEMORY LOAD INSTRUCTION

Trace and learn.....

Accessing Data: Setup

- Given a direct mapped 16KB cache:
 - 16-byte blocks x 1024 cache blocks
- Trace the following memory accesses:

Tag	Index	Offset
31 14	13 4	3 0
000000000000000000000000000000000000000	000000001	0100
000000000000000000000000000000000000000	000000001	1100
000000000000000000000000000000000000000	000000011	0100
000000000000000000000000000000000000000	000000001	1000
000000000000000000000000000000000000000	000000001	0000

Accessing Data: Initial State Initially cache is empty

- - → All *valid* bits are 0

		•	——— Data —		•	
		Word0	Word1	Word2	Word3	
Index Valid	d Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15	
0						
1 0						
2 0						
3 0						
4 0						
5 0						
1022 0						
1023 0						
V	-					

Accessing Data: LOAD #1-1

		•	Data —		
	_	Word0	Word1	Word2	Word3
Index Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15
0 0					
1 0					
2 0					
3 0					
4 0					
5 0					
1022 0					
1023 0					

Accessing Data: LOAD #1-2

Load from

000000001

0100

Offset

Step 2. Data in block 1 is invalid [Colu/Compulsory wilss]

		•	Data					
		Word0	Word1	Word2	Word3			
Index Val	lid Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15			
0 0								
1 (0								
2 0								
3 0								
4 0								
5 0								
1022 0								
1023 0								

Step 3. Load 16 bytes from memory, Selegand valid bit

	◆ Data ──							
Index \	Vali	d Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15		
0	0							
1	1	0	A	В	C	D		
2	0							
3	0							
4	0							
5	0							
1022	0							
1023	0							

				Data —				
Index \	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15		
0	0	rag		Byte 4 7	Dyte o 11	Byte 12 10		
1	1	0	Α	В	С	D		
2	0							
3	0							
4	0							
5	0							
1022	0							
1023	0							

			•	Data			
			Word0	Word1	Word2	Word3	
Index '	<u>Valid</u>	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15	
0	0						
1	1	0	Α	В	С	D	
2	0						
3	0						
4	0						
5	0						
1022	0						
1023	0						

Accessing Data: LOAD #2-2 Offset

		•	——— Data —					
	_	Word0	Word1	Word2	Word3			
Index Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15			
0 0								
1 1	0) A	В	С	D			
2 0								
3 0								
4 0								
5 0								
1022 0								
1023 0								

Accessing Data: LOAD #2-3 Index Offset Load from 000000000000000 000000001 1100 Step 3. Return Word3 (byte offset = 12) to Register [Spatial Locality]

			← Word0	Data — Word1	Word2	→ Word3		
Index \	Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15		
0	0							
1	1	0	Α	В	С	D		
2	0							
3	0							
4	0							
5	0							
1022	0							
1023	0							

			▼ Word0	——— Data — Word1	Word2	→ Word3	
Index \	Valid	I Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15	
0	0						
1	1	0	Α	В	С	D	
2	0						
(3)	0						
4	0						
5	0						
1022	0						
1023	0						

Accessing Data: LOAD #3-2 Offset

			←	Data		———		
			Word0	Word1	Word2	Word3		
Index \	<u>Val</u> i	id Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15		
0	0							
1	1	0	Α	В	С	D		
2	0							
3 (0)						
4	0							
5	0							
1022	0							
1023	0							

Accessing Data: LOAD #3-3 Offset

			◆ Data →						
			Word0	Word1	Word2	Word3			
Index	<u>Valid</u>	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15			
0	0								
1	1	0	Α	В	С	D			
2	0								
3	1	0	L	J	K	L			
4	0								
5	0								
1022	0								
1023	0								

Step 4. Return Word1 (byte oilset - 4) to Register

			← Word0	Data Word1	Word2	→ Word3			
Index '	Vali	d Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15			
0	0								
1	1	0	Α	В	С	D			
2	0								
3	1	0	ı	J	K	L			
4	0								
5	0								
1022	0								
1023	0								

			•	Data		———		
			Word0	Word1	Word2	Word3		
Index \	/alid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15		
0	0							
1	1	0	Α	В	С	D		
2	0							
3	1	0	I	J	K	L		
4	0							
5	0							
1022	0							
1023	0							

Step 2. Cache block is Valid but Tag mism ches [Cold IVISS]

		→ Word0	——— Data — Word1	Word2	₩ord3				
Index Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15				
0 0									
1 1	0	Α	В	С	D				
2 0									
3 1	0	I	J	K	L				
4 0									
5 0									
1022 0									
1023 0									

Accessing Data: LOAD #4-3

Load from

000000000000000010

000000001

0100

Offset

Step 3. Replace block 1 with new data; Set 19

Index \	Valid	Tag	Word0 Byte 0-3	Data Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15
0	0	rag	Byte 0-3	Byte 4-1	Dyte 0-11	Byte 12-10
1	1	2	Е	F	G	Н
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
1022	0					
1023	0					

Accessing Data: LOAD #4-4 Tag Index Offset Load from 00000000000000000 000000000 0100

Step 4. Return Word1 (byte offset = 4) to Register

			•	Data —				
Index '	Valid	Tag	Word0 Byte 0-3	Word1 Byte 4-7	Word2 Byte 8-11	Word3 Byte 12-15		
0	0	rag	Byte 0-3	Byte 4-7	Буке 0-11	Dyte 12-13		
1	1	2	E	F	G	Н		
2	0							
3	1	0	I	J	K	L		
4	0							
5	0							
1022	0							
1023	0							

			▼ Word0	Data Word1	Word2	→ Word3
Index \	Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15
0	0					
1	1	2	E	F	G	Н
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
1022	0					
1023	0					

Step 2. Cache block is Valid but Tag mism ches [Conflict Wiss]

		←	Data					
		Word0	Word1	Word2	Word3			
Index Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15			
0 0								
1	2	E	F	G	Н			
2 0								
3 1	0	I	J	K	L			
4 0								
5 0								
1022 0								
1023 0								

Accessing Data: LOAD #5-3 Offset

Load from

000000001

0000

Step 3. Replace block 1 with new data; Set 19

			√ Word0	Data Word1	Word2	→ Word3	
Index \	Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15	
0	0						
1	1	0	A	В	С	D	
2	0						
3	1	0	I	J	K	L	
4	0						
5	0						
1022	0						
1023	0						

Accessing Data: LOAD #5-4 Index Offset

Load from

000000000000000000


000000001

0000

Step 4. Return Word0 (byte offset = 0) to Register

			Word0	——— Data — Word1	Word2	→ Word3
Index	Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15
0	0					
1	1	0 (Α	В	С	D
2	0					
3	1	0	I	J	K	L
4	0					
5	0					
1022	0					
1023	0					

Cache – Load Instruction: Summary



Exercise #1: Setup Information

Memory 4GB

1 Block = 8 bytes

Cache 32Bytes

1 Block = 8 bytes

Memory Address



Offset, N =

Block Number =



Number of Cache Blocks =

Cache Index, M =

Cache Tag =

Exercise #2: Tracing Memory Access

- Using the given setup, trace the following memory loads:
 - Load from addresses:

4, 0, 8, 12, 36, 0, 4

 Note that "A", "B".... "J" represent word-size data

Memory Content

Address	Data
0	A
4	В
8	С
12	D
•••	
32	1
36	J
•••	•••

Addresses: (4,)0, 8, 12, 36, 0, 4

	Addr.	Data
	0	Α
	4	В
	8	С
	12	D
	32	I
J	36	J

Index Offset

Address 4 =

Tag 100 00

Index	Valid	Tag	Word0	Word1
0	0			
1	0			
2	0			
3	0			

Addresses: 4,0) 8, 12, 36, 0, 4

		Addr.	Data
		0	Α
		4	В
), 4		8	С
, .		12	D
Index Offset			
00	000	32	I
		36	J

Index	Valid	Tag	Word0	Word1
0	1	0000000	Α	В
1	0			
2	0			
3	0			

Addresses: 4, 0, (8) 12, 36, 0, 4

Tag

		Addr.	Data
		0	Α
		4	В
0, 4		8	С
, .		12	D
Index	Offset		
01	000	32	I
		36	J

Address 8 = [

Index	Valid	Tag	Word0	Word1	
0	1	0000000	Α	В	
1	1	0000000	С	D	
2	0				
3	0				

Addresses: 4, 0, 8, (12), 36, 0, 4

 Addr.
 Data

 0
 A

 4
 B

 8
 C

 12
 D

 ...
 ...

 32
 I

 36
 J

Tag Index Offset

Index	Valid	Tag	Word0	Word1
0	1	0000000	Α	В
1	1	0000000	С	D
2	0			
3	0			

Addresses: 4, 0, 8, 12, 36, 0, 4

 Addr.
 Data

 0
 A

 4
 B

 8
 C

 12
 D

 ...
 ...

 32
 I

 36
 J

Tag Index Offset

Index	Valid	Tag	Word0	Word1
0	1	0000001	I	J
1	1	0000000	С	D
2	0			
3	0			

Addresses: 4, 0, 8, 12, 36, 0, 4

Tag

 Addr.
 Data

 0
 A

 4
 B

 8
 C

 12
 D

 ...
 ...

 32
 I

 36
 J

Index Offset

Address 0 =

Index	Valid	Tag	Word0	Word1
0	1	0000001	I	J
1	1	0000000	С	D
2	0			
3	0			

Addresses: 4, 0, 8, 12, 36, 0, 4

Tag

 Addr.
 Data

 0
 A

 4
 B

 8
 C

 12
 D

 ...
 ...

 32
 I

 36
 J

Index Offset

Address 4 =

Index	Valid	Tag	Word0	Word1
0	0			
1	0			
2	0			
3	0			

MEMORY STORE INSTRUCTION

A little trickier

Writing Data: STORE #1-1 Tag Index Offset Store X to 000000000000000 0000000001 1000

Step 1. Check Cache Block 1

			◆ Data —				
		_	Word0	Word1	Word2	Word3	
Index \	<u>Valid</u>	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15	
0	0						
1	1	0	Α	В	C	D	
2	0						
3	1	0	I	J	K	L	
4	0						
5	0						
·							
1022	0	·					
1023	0						

Writing Data: STORE #1-2 Index

Store X to

00000000000000000 000000001

1000

Offset

Step 2. . [Cache Block is Valid] AND [Tag rf ches] → Cache hit!

		Word0	Word1	Word2	Word3
Index Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15
0 0					
1 1	0	A	В	С	D
2 0					
3 1	0		J	K	L
4 0					
5 0					
1022 0					
1023 0					

Writing Data: STORE #1-3 Index

Store X to

000000001

1000

Offset

Step 3. Replace Word2 (offset = 8) with X [See any problem here?]

			◆ Data →					
			Word0	Word1	Word2	Word3		
Index	Valid	Tag	Byte 0-3	Byte 4-7	Byte 8-11	Byte 12-15		
0	0							
1	1	0	Α	В	X	D		
2	0							
3	1	0	I	J	K	L		
4	0							
5	0							
1022	0							
1023	0							

Changing Cache Content: Write Policy

- Cache and main memory are inconsistent
 - Modified data only in cache, not in memory!


Solution 1: Write-through cache

Write data both to cache and to main memory

□Solution 2: Write-back cache

- Only write to cache
- Write to main memory only when cache block is replaced (evicted)

Write Through Cache



Problem:

Write will operate at the speed of main memory!

Solution:

- Put a write buffer between cache and main memory
 - Processor: writes data to cache + write buffer
 - Memory controller: write contents of the buffer to memory

Write Back Cache

Problem:

Quite wasteful if we write back every evicted cache blocks


Solution:

- Add an additional bit (Dirty bit) to each cache block
- Write operation will change dirty bit to 1
 - Only cache block is updated, no write to memory
- When a cache block is replaced:
 - Only write back to memory if dirty bit is 1

Handling Cache Misses

- On a Read Miss:
 - Data loaded into cache and then load from there to register
- Write Miss option 1: Write allocate
 - Load the complete block into cache
 - Change only the required word in cache
 - Write to main memory depends on write policy
- Write Miss option 2: Write around
 - Do not load the block to cache
 - Write directly to main memory only

Cache – Store Instructions: Summary



Summary

 Memory hierarchy gives the illusion of a fast and big memory

 Hardware-managed cache is an integral component of today's processors

Next lecture: How to improve cache performance

Reading Assignment

- Large and Fast: Exploiting Memory Hierarchy
 - Chapter 7 sections 7.1 7.2 (3rd edition)
 - Chapter 5 sections 5.1 5.2 (4th edition)



Q&A