## KIỂM TRA CUỐI KỲ

Total points 52/55

Môn: Tổ chức máy tính

The respondent's email (52200051@student.tdtu.edu.vn) was recorded on submission this form.

Mã sinh viên \*

52200051

Họ tên sinh viên \*

Mai Nguyễn Phương Trang

Lớp \*

22050201

Phần 1

**Addressing Modes** 



✓ The instruction, Add #45,R1 does*	
Adds the value of 45 to the address of R1 and stores 45 in that addres	s
Adds 45 to the value of R1 and stores it in R1	
Finds the memory location 45 and adds that content to that of R1	
None of the mentioned	
In the case of, Zero-address instruction method the operands are in	e stored
a) Registers	
b) Accumulators	
c) Push down stack	
d) Cache	
Correct answer	
a) Registers	

<b>✓</b>	Add #45, when this instruction is executed the following happen/s	1
0	a) The processor raises an error and requests for one more operand	
•	b) The value stored in memory location 45 is retrieved and one more operand is requested	
0	c) The value 45 gets added to the value on the stack and is pushed onto the stac	
0	d) None of the mentioned	
		77
<b>✓</b>	The addressing mode which makes use of in-direction pointers is *	1
•	a) Indirect addressing mode	
0	b) Index addressing mode	
0	c) Relative addressing mode	
0	d) Offset addressing mode	
Fe	eedback	
Ex Io	planation: In this addressing mode, the value of the register serves as another memory cation and hence we use pointers to get the data.	
		نجو

✓ The addressing mode/s, which uses the PC instead of a general purpose register is	
a) Indexed with offset	
b) Relative	
C) Direct	
d) Both Indexed with offset and direct	
Feedback	
Explanation: In this, the contents of the PC are directly incremented.	(S)
<ul> <li>The addressing mode, where you directly specify the operand value is</li> <li>a) Immediate</li> <li>b) Direct</li> <li>c) Definite</li> <li>d) Relative</li> </ul>	
	No. of the second secon

11:29, 20/01/2023

✓ The effective address of the following instruction is mul \$v0, \$t1, \$t2	* 🙀 1
v0=t1+t2	
v0=t1-t2	
● v0=t1*t2	
v0=t1/t2	
addressing mode is most suitable to change the normal sequent of execution of instructions.	ice 1
<ul><li>a) Relative</li></ul>	
O b) Indirect	
c) Index with Offset	
O d) Immediate	
Feedback	
Explanation: The relative addressing mode is used for this since it directly updates to	the PO

<b>✓</b>	Result of the instruction add \$v0, \$t1, \$t2 with \$t1 and \$t2 have value 2 ar 3.	
0	6	
0	-1	
$\bigcirc$	2/3	
•	5	
<b>✓</b>	The type of memory assignment used in Intel processors is	1
	a) Little Endian	
0	b) Big Endian	
0	c) Medium Endian	
0	d) None of the mentioned	
		<b>1</b>
F	eedback	
E:	xplanation: The method of address allocation to data to be stored is called as memory ssignment.	

<b>✓</b>	When using the Big Endian assignment to store a number, the sign bit of the number is stored in	(S) <sup>1</sup>
		9
	a) The higher order byte of the word	
0	b) The lower order byte of the word	
0	c) Can't say	
$\bigcirc$	d) None of the mentioned	
<b>✓</b>	9. During the transfer of data between the processor and memory we use	1
$\circ$	a) Cache	
0	b) TLB	
0	c) Buffers	<b>6</b>
	d) Registers	
<b>✓</b>	Physical memory is divided into sets of finite size called as *	1
	a) Frames	
$\bigcirc$	b) Pages	
0	c) Blocks	
0	d) Vectors	

RTN stands for*	<b>1</b>
a) Register Transfer Notation	
b) Register Transmission Notation	
c) Regular Transmission Notation	Î.
d) Regular Transfer Notation	<b>©</b>
The instruction, Add R1,R2,R3 in RTN is*	
a) R3=R1+R2+R3	
b) R3<-[R1]+[R2]+[R3]	
c) R3=[R1]+[R2]	
(a) R3<-[R1]+[R2]	
Feedback	
Explanation: In RTN the first operand is the destination and the second operand is the source.	

<b>✓</b>	In a system, which has 32 registers the register id is	long. *	
0	a) 16 bit		
0	b) 8 bits		SQ.
	c) 5 bits		
0	d) 6 bits		× ×
Fe	eedback		
	xplanation: The ID is the name tag given to each of the registers and used em.	to identify	
<b>✓</b>	The two phases of executing an instruction are*		
0	a) Instruction decoding and storage		
•	b) Instruction fetch and instruction execution		
$\circ$	c) Instruction execution and storage		
0	d) Instruction fetch and Instruction processing		
			5
Fe	eedback		
E) st	d) Instruction fetch and Instruction processing  eedback  aplanation: First, the instructions are fetched and decoded and then they're ored.	e executed ar	
			XX

<b>✓</b>	The Instruction fetch phase ends with*	× 1
0	a) Placing the data from the address in MAR into MDR	
0	b) Placing the address of the data into MAR	
0	c) Completing the execution of the data and placing its storage address into MA	
•	d) Decoding the data in MDR and placing it in IR	
Fe	eedback	
	xplanation: The fetch ends with the instruction getting decoded and being placed in the and the PC getting incremented.	
<b>✓</b>	While using the iterative construct (Branching) in execution instruction is used to check the condition.	12 11 15 16 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18
$\circ$	a) TestAndSet	
•	b) Branch	
$\bigcirc$	c) TestCondn	
0	d) None of the mentioned	
Fe	eedback	
	xplanation: Branch instruction is used to check the test condition and to perform the emory jump with the help of offset.	京文
		Ø

		<b>C</b> -3
<b>~</b>	When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as	1
•	a) Branch target	
0	b) Loop target	Œ
0	c) Forward target	
0	d) Jump instruction	
<b>~</b>	converts the programs written in assembly language into machine instructions.	1
0	a) Machine compiler	
0	b) Interpreter	
•	c) Assembler	
0	d) Converter	
Fe	eedback	室
E	xplanation: An assembler is a software used to convert the programs into machine estructions.	

<b>✓</b>	The program is divided into operable parts called as	
$\circ$	a) Frames	
•	b) Segments	
0	c) Pages	
0	d) Sheets	
	eedback xplanation: The program is divided into parts called as segments for ease of execution.	
<b>✓</b>	The techniques which move the program blocks to or from the physical memory is called as	
0	a) Paging	
•	b) Virtual memory organisation	
0	c) Overlays	
0	d) Framing	
Fe	eedback	
	xplanation: By using this technique the program execution is accomplished with a usag f less space.	

✓ The binary address issued to data or instructions are called as*	
a) Physical address	
b) Location	
C) Relocatable address	
d) Logical address	
Feedback  Explanation: The logical address is the random address generated by the processor.	
is used to implement virtual memory organisation. *	
a) Page table	
O b) Frame table	
© c) MMU	
O d) None of the mentioned	
Feedback	
Explanation: The MMU stands for Memory Management Unit.	

translates the logical address into a physical address. *	<b>2</b>
a) MMU	
b) Translator	
C) Compiler	
O d) Linker	×
Feedback  Explanation: The MMU translates the logical address into a physical address by adoffset.	Iding al
✓ The main aim of virtual memory organisation is*	
a) To provide effective memory access	
b) To provide better memory transfer	
c) To improve the execution of the program	
d) All of the mentioned	

✓ The DMA doesn't make use of the MMU for bulk data transfers. *	
a) True	
b) False	
Feedback	<u>.</u>
Explanation: The DMA stands for Direct Memory Access, in which a block of data gets directly transferred from the memory.	
✓ The virtual memory basically stores the next segment of data to be executed on the	
a) Secondary storage	
O b) Disks	56
C) RAM	
O d) ROM	

The associatively mapped virtual memory makes use of*	
a) TLB	
b) Page table	
c) Frame table	
d) None of the mentioned	
Feedback  Explanation: TLB stands for Translation Look-aside Buffer.	
✓ The reason for the implementation of the cache memory is*	11
a) To increase the internal memory of the system	
b) The difference in speeds of operation of the processor and memory	T.
c) To reduce the memory access and cycle time	R K
d) All of the mentioned	
Feedback	
Explanation: This difference in the speeds of operation of the system caused it to be inefficient.	

✓ The effectiveness of the cache memory is based on the property	of 1
<ul><li>a) Locality of reference</li></ul>	
b) Memory localisation	
c) Memory size	
d) None of the mentioned	
	<u>\$</u>
Feedback	ry that is
Explanation: This means that the cache depends on the location in the memor referenced often.	ry that is
	/ • • • • • • • • • • • • • • • • • • •
✓ The temporal aspect of the locality of reference means	* Œ1
a) That the recently executed instruction won't be executed soon	
b) That the recently executed instruction is temporarily not referenced	<b>7: 7</b>
c) That the recently executed instruction will be executed soon again	
d) None of the mentioned	
	<b>©</b>

<b>✓</b>	The spatial aspect of the locality of reference means *	1
$\bigcirc$	a) That the recently executed instruction is executed again next	
0	b) That the recently executed won't be executed again	
0	c) That the instruction executed will be executed at a later time	<b>(0)</b>
•	d) That the instruction in close proximity of the instruction executed will be executed in future	
Ex	eedback  splanation: The spatial aspect of locality of reference tells that the nearby instruction is ore likely to be executed in future.	
<b>✓</b>	The correspondence between the main memory blocks and those in the cache is given by	
0	a) Hash function	
•	b) Mapping function	
0	c) Locale function	<b>(4)</b>
0	d) Assign function	
Fe	eedback	
	rplanation: The mapping function is used to map the contents of the memory to the ache.	

		<b>(3)</b>
<b>✓</b> .	The algorithm to remove and place new contents into the cache is called	
<b>()</b>	a) Replacement algorithm	
0	b) Renewal algorithm	
$\bigcirc$	c) Updation	
0	d) None of the mentioned	
Fee	edback	
	olanation: As the cache gets full, older contents of the cache are swapped out with wer contents. This decision is taken by the algorithm.	
<b>/</b>	The write-through procedure is used*	
0	a) To write onto the memory directly	
$\bigcirc$	b) To write and read from memory simultaneously	
•	c) To write directly on the memory and the cache simultaneously	
0	d) None of the mentioned	
Fee	edback	STATE OF THE PARTY
	planation: When write operation is issued then the corresponding operation is rformed.	

/	The bit used to signify that the cache location is updated is*	
•	a) Dirty bit	
0	b) Update bit	
0	c) Reference bit	X 000
0	d) Flag bit	× )(
Ех	edback planation: When the cache location is updated in order to signal to the processor this b used.	
/	The copy-back protocol is used*	
0	a) To copy the contents of the memory onto the cache	
•	b) To update the contents of the memory from the cache	
0	c) To remove the contents of the cache and push it on to the memory	
0	d) None of the mentioned	田子子公司
Fe	redback	
Ех	planation: This is another way of performing the write operation, wherein the cache is dated first and then the memory.	
		Ē

✓ The approach where the memory contents are transferred directly to the processor from the memory is called	1
a) Read-later	
b) Read-through	
c) Early-start	::. (A)
d) None of the mentioned	
✓ The main memory is structured into modules each with its own address register called	*
a) ABR	
O b) TLB	<b>\$</b>
C) PC	
O d) IR	
Feedback	
Explanation: ABR stands for Address Buffer Register.	

When consecutive memory locations are accessed only one module is accessed at a time.	
a) True  b) False	
b) False	
Feedback	
Explanation: In a modular approach to memory structuring only one module can be accessed at a time.	
✓ In memory interleaving, the lower order bits of the address is used to	1
a) Get the data	
b) Get the address of the module	
c) Get the address of the data within the module	
d) None of the mentioned	
Feedback	
Explanation: To implement parallelism in data access we use interleaving.	

✓ The number successful accesses to memory stated as a fraction is called as	
<ul><li>a) Hit rate</li></ul>	
b) Miss rate	
C) Success rate	
O d) Access rate	
Feedback  Explanation: The hit rate is an important factor in performance measurement.	
✓ The number failed attempts to access memory, stated in the form of a fraction is called as	
a) Hit rate	
<ul><li>b) Miss rate</li></ul>	
C) Failure rate	
O d) Delay rate	
Feedback  Explanation: The miss rate is a key factor in deciding the type of replacement algorithm	
	Kan to an K

		1
/	In associative mapping during LRU, the counter of the new block is set to	<b>5</b> 6
	'0' and all the others are incremented by one, when occurs.	
	a) Delay	
	b) Miss	
0	c) Hit	ĕ
0	d) Delayed hit	
Fe	eedback	
	rplanation: Miss usually occurs when the memory block required is not present in the	
	ache.	
		?
/	In LRU, the referenced blocks counter is set to'0' and that of the previous	
	blocks are incremented by one and others remain same, in the case of	
	a) Hit	×
	b) Miss	
$\bigcirc$	c) Delay	
0	d) None of the mentioned	U
Fe	eedback	
	eplanation: If the referenced block is present in the memory it is called as hit.	
	p.aa.a	Z
		Ż

✓ If hit rates are well below 0.9, then they're called as speedy computers. *	<b>1 2</b> 1
a) True	× 🚖
b) False	
Feedback	Č
Explanation: It has to be above 0.9 for speedy computers.	
✓ The miss penalty can be reduced by improving the mechanisms for data transfer between the different levels of hierarchy.	
<ul><li>a) True</li></ul>	
b) False	
Feedback	
Explanation: The extra time needed to bring the data into memory in case of a miss is called as miss penalty.	

✓ The key factor/s in commercial success of a computer is/are*	
a) Performance	
b) Cost	
C) Speed	
d) Both Performance and Cost	
Feedback  Explanation: The performance and cost of the computer system is a key decider in the commercial success of the system.	
✓ The extra time needed to bring the data into memory in case of a miss is called as	
a) Delay	
b) Propagation time	
c) Miss penalty	<del>5</del>
d) None of the mentioned	

The main objective of the computer system is*	
a) To provide optimal power operation	
b) To provide the best performance at low cost	
c) To provide speedy operation at low power consumption	
d) All of the mentioned	
Feedback  Explanation: An optimal system provides the best performance at low costs.	
✓ A common measure of performance is*	
a) Price/performance ratio	
b) Performance/price ratio	
C) Operation/price ratio	
d) None of the mentioned	
Feedback	
Explanation: If this measure is less than one then the system is optimal.	

The performance depends on*	1
a) The speed of execution only	<b>三</b>
b) The speed of fetch and execution	
C) The speed of fetch only	
d) The hardware of the system only	
Feedback  Explanation: The performance of a system is decided by how quick an instruction is brought into the system and executed.	
➤ The main purpose of having memory hierarchy is to*	
a) Reduce access time	
b) Provide large capacity	
c) Reduce propagation time	
d) Reduce access time & Provide large capacity	
Correct answer	<u> </u>
d) Reduce access time & Provide large capacity	

×	The memory transfers between two variable speed devices are always done at the speed of the faster device.	
0	a) True	
Comm	b) False	
©	ect answer a) True	
<b>✓</b>	An effective to introduce parallelism in memory access is by*	
•	a) Memory interleaving	
0	b) TLB	
0	c) Pages	
0	d) Frames	
Fe	eedback	
Ex	xplanation: Interleaving divides the memory into modules.	

✓ The performance of the system is greatly influenced by increasing the level 1 cache.	1
<ul><li>a) True</li></ul>	
O b) False	
Feedback	
Explanation: This is so because the L1 cache is onboard the processor.	
	(A)
✓ Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster.	
<ul><li>a) A</li></ul>	
O b) B	
c) Both take the same time	
d) Insufficient information	
This form was created inside of Ton Duc Thang University.	7

## Google Forms

Ë.







