

# COMPUTER ORGANISATION (TỔ CHỨC MÁY TÍNH)

**Processor: Control** 

### Acknowledgement

- The contents of these slides have origin from School of Computing, National University of Singapore.
- We greatly appreciate support from Mr. Aaron Tan Tuck Choy for kindly sharing these materials.

#### Policies for students

- These contents are only used for students PERSONALLY.
- Students are NOT allowed to modify or deliver these contents to anywhere or anyone for any purpose.

### Road Map: Part II

**Performance** 

**Assembly** Language

Processor: Datapath

Processor: Control

**Pipelining** 

Cache

#### Processor: Control


- The control unit
- Control Signals
- ALU Control Signal

**Identified Control Signals** 

Control Signal	Execution Stage	Purpose		
RegDst	Decode / Operand Fetch	Select the destination register number		
RegWrite	Decode/Operand Fetch Result Write	Enable writing of register		
ALUSrc	ALU	Select the 2 <sup>nd</sup> operand for ALU		
ALUControl	ALU	Select the operation to be performed		
MemRead/ MemWrite	Memory	Enable reading/writing of data memory		
MemToReg	Result Write	Select the result to be written back to register file		
PCSrc	Memory / Result Write	Select the next PC value		

### Generating Control Signals: Idea

- The control signals are generated based on the instruction to be executed:
  - Opcode → Instruction Format
  - Example:



- R-Format instruction → RegDst = 1 (use Inst[15:11]))
- R-Type instruction has additional information:
  - The 6-bit "funct" (function code, Inst[5:0]) field


#### · Idea:

- Design a combinatorial circuit to generate these signals based on Opcode and possibly Function code
  - A control unit is needed (a draft design is shown next)

# Let's Implement the Control Unit! Approach:


- - Take note of the instruction subset to be implemented:
    - Opcode and Function Code (if applicable)
  - Go through each signal:
    - Observe how the signal is generated based on the instruction opcode and/or function code
  - Construct truth table
  - Design the control unit using logic gates


### Review: MIPS Instruction Subset



### Control Signal: RegDst


- False (0): Write register = Inst[20:16]
- **True (1)**: Write register = **Inst**[**15:11**]





### Control Signal: RegWrite


- False (0): No register write
- True (1): New value will be written




### Control Signal: ALUSrc

• False (0): Operand2 = Register Read Data 2


• **True (1)**: Operand2 = SignExt(Inst[15:0])






### Control Signal: MemRead

- False (0): Not performing memory read access
- True (1): Read memory using Address




### Control Signal: MemWrite

- False (0): Not performing memory write operation
- True (1): memory[Address] ← Register Read Data 2




### Control Signal: MemToReg

- True (1): Register write data = Memory read data
- False (0): Register write data = ALU Result




### Control Signal: PCSrc

- The "isZero?" signal from the ALU gives us the actual branch outcome (taken / not taken)
- · Idea: "If instruction is a branch AND taken, then..."



### Control Signal: PCSrc

- False (0): Next PC = PC + 4
- True (1): Next PC = SignExt(Inst[15:0]) << 2 + (PC + 4)



### Midpoint Check

- We have gone through almost all of the signals:
  - Left with the more challenging ALUControl signal
- Observation so far:
  - The signals discussed so far can be generated by opcode directly
    - Function code is not needed up to this point
  - → A major part of the controller can be built based on opcode alone

#### Closer Look at ALU Unit

- The ALU Unit is a combinatorial circuit:
  - Capable of performing several arithmetic operations
- In Lecture #15:
  - We noted the required operations for the MIPS subset


#### Question:

How is the ALUcontrol signal designed?

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

#### One Bit At A Time


- A simplified 1-bit MIPS ALU can be implemented as follows:
- 4 control bits are needed:
  - Ainvert:
    - 1 to invert input A
  - Binvert:
    - 1 to invert input B
  - Operation (2-bit)
    - To select one of the 3 results



- One Bit At A Time (A-HA!)

  Can you see how the AlUcontrol (4-bits) signal controls the ALU?
  - Note: implementation for slt not shown

	ALUcontrol							
Ainvert	Binvert	Function						
0	0	00	AND					
0	0	01	OR					
0	0	10	add					
0	1	10	subtract					
0	1	11	slt					
1	1	00	NOR					



### Multilevel Decoding

- Now we can start to design for ALUcontrol signal, which depends on:
  - Opcode field (6-bit) and Function Code field (6-bit)
- Brute Force approach:
  - Use Opcode and Function Code directly, i.e. finding expressions with 12 variables (!)
- Multilevel Decoding approach:
  - Use some of the input to reduce the cases, then generate the full output
  - + Simplify the design process, reduce the size of the main controller, potentially speedup the circuit


### Intermediate Signal: ALUop

- Basic Idea:
  - 1. Use Opcode to generate a 2-bit ALUop signal
    - Represents classification of the instructions:

Instruction Type	ALUop
lw/sw	00
beq	01
R-type	10

2. Use ALUOP signal and runction Code field (for R-type instructions) to generate the 4-bit ALUcontrol signal

### 2-Level Implementation



Generating ALU Control Signal

Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control
lw		load word		add	
sw		store word		add	
beq		branch equal		subtract	
R-type		add		add	
R-type		subtract		subtract	
R-type		AND		AND	
R-type		OR		OR	
R-type		set on less than		set on less than	

Instruction Type	ALUop
lw/sw	00
beq	01
R-type	10

Generation of 2-bit ALUop signal
will be discussed later

Function
AND
OR
add
subtract
slt
NOR


# Design of ALU Control Unit (1/2) Input: 6-bit Funct field and 2-bit ALUop

- Output: 4-bit ALUcontrol
- Find the simplified expressions

	ALI	Jop	Funct Field ( F[5:0] == Inst[5:0] )					ALU control	
	MSB	LSB	F5	F5 F4 F3 F2 F1 F0					
lw									
sw									
beq									
add									
sub									
and									
or									
slt									


## Design of ALU Control Unit (2/2)

Simple combinational logic




### Finale: Control Design

- We have now considered all individual signals and their expected values
  - → Ready to design the controller itself
- Typical digital design steps:
  - Fill in truth table
    - Input: Opcode
    - Output: Various control signals as discussed
  - Derive simplified expression for each signal



## Control Design: Outputs

	RegDst	ALUSrc	MemTo	Reg	Mem	Mem	Branch	ALUop	
	Regust	ALOSIC	Reg	Write	Read	Write		op1	op0
R-type									
lw									
SW									
beq									




### Control Design: Inputs

	Opcode ( Op[5:0] == Inst[31:26] )										
	Op5	Op5 Op4 Op3 Op2 Op1 Op0 Value in Hexadecimal									
R-type	0	0	0	0	0	0	0				
lw	1	0	0	0	1	1	23				
sw	1	0	1	0	1	1	2B				
beq	0	0	0	1	0	0	4				


 With the input (opcode) and output (control signals), let's design the circuit

### Combinational Circuit Implementation



### Big Picture: Instruction Execution

- Instruction Execution =
  - 1. Read contents of one or more storage elements (register/memory)
  - 2. Perform computation through some combinational logic
  - 3. Write results to one or more storage elements (register/memory)
- All these performed within a clock period



Don't want to read a storage element when it is being written.

#### Single Cycle Implementation: Shortcoming

 Calculate cycle time assuming negligible delays: memory (2ns), ALU/adders (2ns), register file access (1ns)

Instruction	Inst Mem	Reg read	ALU	Data Mem	Reg write	Total
ALU	2	1	2		1	6
lw	2	1	2	2	1	8
sw	2	1	2	2		7
beq	2	1	2			5

- All instructions take as much time as the slowest one (i.e., load)
  - → Long cycle time for each instruction

### Solution 1: Multicycle Implementation

- Break up the instructions into execution steps:
  - 1. Instruction fetch
  - 2. Instruction decode and register read
  - 3. ALU operation
  - 4. Memory read/write
  - 5. Register write
- Each execution step takes one clock cycle
  - → Cycle time is much shorter, i.e., clock frequency is much higher
- Instructions take <u>variable number of clock cycles</u> to complete execution
- Not covered in class:
  - See Section 5.5 if interested

### Solution 2: Pipelining

- Break up the instructions into execution steps one per clock cycle
- Allow <u>different instructions to be in different</u> <u>execution steps simultaneously</u>
- Covered in next lecture

CS2100 40 Control

Summary

A very simple implementation of MIPS datapath and control for a subset of its instructions

#### Concepts:

- An instruction executes in a single clock cycle
- Read storage elements, compute, write to storage elements
- Datapath is shared among different instructions types using MUXs and control signals
- Control signals are generated from the machine language encoding of instructions

### Reading Assignments

- The Processor: Datapath and Control
  - 3<sup>rd</sup> edition: Chapter 5 Section 5.4
  - 4<sup>th</sup> edition: Chapter 4 Section 4.4
- Exploration:
  - ALU design and implementation:
    - 4<sup>th</sup> edition (MIPS): Appendix C
    - http://cs.nyu.edu/courses/fall11/CSCI-UA.0436-001/class-notes.html

Generating ALUControl Signal

Opcode ALUop		Instruction Operation	Funct field	ALU action	ALU control	
lw	00	load word	XXXXXX	add	0010	
sw	00	store word	XXXXXX	add	0010	
beq	01	branch equal	branch equal xxxxxx		0110	
R-type 10		add 10 0000		add	0010	
R-type	10	subtract <b>10 0010</b>		subtract	0110	
R-type 10		AND 10 0100		AND	0000	
R-type 10		OR	10 0101	OR	0001	
R-type 10		set on less than	10 1010	set on less than	0111	

Instruction Type	ALUop		
lw/sw	00		
beq	01		
R-type	10		

Generation of 2-bit ALUop signal
will be discussed later

ALUcontrol	Function		
0000	AND		
0001	OR		
0010	add		
0110	subtract		
0111	slt		
1100	NOR		

Design of ALU Control Unit (1/2)
Input: 6-bit Funct field and 2-bit ALUop

ALUG

ALUcontrol3 = 0

Output: 4-bit ALUcontrol

**ALUcontrol2 = ?** 


Find the simplified expressions

ALUop0 + ALUop1 · F1

	ALUop		Funct Field ( F[5:0] == Inst[5:0] )						ALU
	MSB	LSB	F5	F4	F3	F2	F1	F0	control
lw	0	0	Х	Х	Х	Х	X	X	0010
sw	0	0	Х	Х	Х	X	X	Х	0010
beq	øχ	1	Х	Х	Х	Х	X	X	0110
add	1	Ø X	ΛX	ØΧ	0	0	0	0	0010
sub	1	ØX	ΛX	ØΧ	0	0	1	0	0110
and	1	ØX	ΛX	ØΧ	0	1	0	0	0000
or	1	ØX	ΛX	ØΧ	0	1	0	1	0001
slt	1	ØX	X	ØΧ	1	0	1	0	0(1)1 1

Control Design: Outputs

	RegDst	ALUSrc	MemTo Reg	Reg Mem Write Read	Mem Write	Branch	ALUop		
							op1	0q0	
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1



Q&A