



Part 1

i)

Simulation (Structural):



Simulation (Behavioral):




Part 2

ii. Truth table of the function iii. Algebraic expression of the logic function

S_1	S_0	$d(\text{output})$
0	0	i_0
0	1	i_1
1	0	i_2
1	1	i_3

$$d = S_1' \cdot S_0' \cdot i_0 + S_1' \cdot S_0 \cdot i_1 + S_1 \cdot S_0' \cdot i_2 + S_1 \cdot S_0 \cdot i_3$$



iv. Logic circuit schematic for structural modelling



v. Verilog codes for module and testbench for structural modelling

The screenshot shows a Verilog code editor with a project manager on the left and a code editor on the right. The code editor displays the following Verilog code:

```
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 /// Structural
23 //module multiplexer{
24 //  input i0, i1, i2, i3, s0, s1,
25 //  output d
26 //};
27
28 // wire nots0, nots1;
29 // not int1(nots0, s0);
30 // not int2(nots1, s1);
31 // wire temp0, temp1, temp2, temp3;
32 // and out0 (temp0, nots1, nots0, i0); // 00 = i0
33 // and out1 (temp1, nots1, s0, i1); // 01 = i1
34 // and out2 (temp2, s1, nots0, i2); // 10 = i2
35 // and out3 (temp3, s1, s0, i3); // 11 = i3
36 // or outf (d, temp0, temp1, temp2, temp3);
37
38 //endmodule
39
40 // Behavioral
41 module decoder{
42   input i0, i1, i2, i3, s0, s1,
43   output reg d // Declare outputs as reg
44 };
45
46 always @(*) begin
47
```

viii. Simulation waveform for behavioral modelling (Screenshot)

