Part 1

i)

Simulation (Structural):



Simulation (Behavioral):



Part 2

ii. Truth table of the function iii. Algebraic expression of the logic function



iv. Logic circuit schematic for structural modelling



v. Verilog codes for module and testbench for structural modelling





vi. Simulation waveform for structural modelling (Screenshot)



vii. Verilog codes for module and testbench for behavioral modelling

//// Behavioral





viii. Simulation waveform for behavioral modelling (Screenshot)


File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
Open Implemented Design
PROGRAM AND DEBUG
Generate Bitstream
Open Hardware Manager
SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_multiplexer
tb_multiplexer.v
multiplexer.v
Untitled 9
Scope
Sources
Objects
Protocol Instances
Name
Value
s1
s0
i0
i1
i2
i3
d
1
1
1
0
1
0
0
0.000 ns
10.000 ns
20.000 ns
30.000 ns
40.000 ns
50.000 ns
60.000 ns
70.000 ns
80.000 ns
Tcl Console
Messages
Log
Sim Time: 80 ns