


Vivado Tutorial Lab 1 – Travis Beach & Sam Lin

Edited code for xor gate

```
gate.v
C:/Users/4trav/Desktop/ECE_316_Labs/vivado_tutorial/vivado_tutorial/srcs/sources_1/imports/tutorial_downloaded_files/gate.v

18 //Syntax: [GATE] [name] ([output],[input1, input2,...]);
19 //This AND gate is named g1 and takes in a, b as inputs and c as output.
20
21 //and g1(c,a,b); //Comment/uncomment this line
22 xor g1(c,a,b); //my xor gate
23
24 //-----
25 //Dataflow modeling - Expresses output as a function of inputs, uses bitwise operators
26 //Equation is almost always preceded by "assign", as shown in example
27 //e.g. to express d = (a AND b) OR c, you can do "assign d = (a & b) | c;"
28 //Note that bitwise operators are not the same as logical operators
29 //The AND gate is now expressed as c = a AND b.
30
31 //assign c = a & b; //Comment/uncomment this line
32 assign c = a ^ b; //my xor gate
33
34 //-----
35 //Behavioral modeling - Describes behavior of a system, most similar to "normal coding"
36 //Uses case and if statements and can be synchronized to different signals/inputs
37 //There's a lot of nuance here that you will learn later.
38 //Comment/uncomment this block of code: (you can use the "/*" icon at the top of this window to toggle comment blocks)
39
40 // reg c_buf=0;
41 // assign c = c_buf; //This is a dataflow modeling statement; we'll explain why it's necessary later.
42 // always @(*)
43 // begin
44 //     case((a,b)) //Case statements act like switch statements in C - can toggle outputs based on inputs
45 //         2'b00: c_buf=0; //This line can be interpreted as: if ab = 00, then set c_buf = 0. Note that ab is considered one value because of the (a,b) concatenation operator.
46 //         2'b01: c_buf=0;
47 //         2'b10: c_buf=0;
48 //         2'b11: c_buf=1;
49 //         default: c_buf = 0;
50 //     endcase
51 // end
52 reg c_buf=0; //my xor gate
53 assign c = c_buf;
54 always @(*)
55 begin
56     case((a,b))
57         2'b00: c_buf=0;
58         2'b01: c_buf=1;
59         2'b10: c_buf=1;
60         2'b11: c_buf=0;
61         default: c_buf = 0;
62     endcase
63 end
64
```

xor gate simulation



4 xor gate switch positions

