

VGA Graphics Controller

User Manual

Hardware IP Core for Xilinx FPGAs

Larry D. Pyeatt

Version 1.0

February 21, 2026

Dual-Resolution Display Controller
with Double-Buffering and Palette Support

Contents

1	Introduction	7
1.1	About This Manual	7
1.2	What is the VGA Graphics Controller?	7
1.2.1	Key Features	7
1.2.2	Target Applications	8
1.3	Who Should Read This Manual?	8
1.4	Prerequisites	8
1.4.1	Required Knowledge	8
1.4.2	Required Hardware	8
1.4.3	Required Software	8
1.5	Document Conventions	9
2	Hardware Overview	10
2.1	System Architecture	10
2.1.1	Block Diagram	10
2.1.2	Component Descriptions	10
2.2	Clock Domains	12
2.2.1	Pixel Clock Domain (25.175 MHz)	12
2.2.2	AXI Clock Domain (50-200 MHz)	13
2.3	Resource Utilization	13
3	Getting Started	14
3.1	Quick Start Guide	14
3.1.1	Hardware Setup	14
3.1.2	Creating the Vivado Project	14
3.1.3	Pin Assignments	15
3.1.4	Building the Design	15
3.1.5	Programming the FPGA	15
3.1.6	First Test	15
4	Memory Map Reference	16
4.1	Address Space Overview	16
4.2	Framebuffer Memory (0x00000-0x3FFFF)	16
4.2.1	Memory Layout	16
4.2.2	320×200 Mode (Double-Buffered)	16
4.2.3	640×400 Mode (Single Buffer)	18
4.2.4	Access Characteristics	18
4.3	Color Palette (0x40000-0x401FF)	18

4.3.1	Palette Entry Format	18
4.3.2	Palette Addressing	19
4.3.3	Default Palette	19
4.3.4	Standard VGA Colors	19
5	Register Descriptions	20
5.1	Control Register (0x40200)	20
5.1.1	Register Fields	20
5.1.2	Reset Value	20
5.1.3	Usage Example	20
5.1.4	Notes	21
5.2	Display Buffer Register (0x40204)	21
5.2.1	Register Fields	21
5.2.2	Reset Value	21
5.2.3	Usage Example	21
5.2.4	Notes	22
5.3	IRQ Enable Register (0x40208)	22
5.3.1	Register Fields	22
5.3.2	Reset Value	22
5.3.3	Notes	22
5.4	IRQ Clear/Status Register (0x4020C)	23
5.4.1	Register Fields	23
5.4.2	Operation	23
5.4.3	Reset Value	23
5.4.4	Usage Example	23
5.4.5	Typical Use Case: Tear-Free Graphics	24
5.4.6	Notes	24
5.5	Status Registers (Future)	25
6	Programming Guide	26
6.1	Software Architecture	26
6.2	Initialization	26
6.2.1	Memory-Mapped Base Address	26
6.2.2	Basic Initialization Sequence	26
6.2.3	Palette Initialization	27
6.3	Drawing Primitives	27
6.3.1	Plot Pixel	27
6.3.2	Read Pixel	28
6.3.3	Draw Line (Bresenham's Algorithm)	28
6.3.4	Draw Rectangle	29
6.3.5	Draw Circle (Midpoint Algorithm)	30
6.4	Advanced Techniques	30
6.4.1	Optimized Block Fill	30
6.4.2	Sprite Drawing	31
6.4.3	Scrolling	32
6.5	Double-Buffering Example	32
7	Display Modes	35

7.1	320×200 Mode	35
7.1.1	Overview	35
7.1.2	Technical Details	35
7.1.3	Memory Usage	35
7.1.4	Performance Characteristics	35
7.1.5	Best Use Cases	35
7.2	640×400 Mode	36
7.2.1	Overview	36
7.2.2	Technical Details	36
7.2.3	Memory Usage	36
7.2.4	Performance Characteristics	36
7.2.5	Best Use Cases	36
7.2.6	Handling Tearing Without Double-Buffering	36
7.3	Mode Comparison	36
8	Color Palette	38
8.1	Palette Architecture	38
8.1.1	How It Works	38
8.1.2	Advantages of Indexed Color	38
8.2	Palette Programming	38
8.2.1	Setting Individual Colors	38
8.2.2	Loading Complete Palettes	39
8.3	Palette Techniques	39
8.3.1	Palette Fading	39
8.3.2	Palette Rotation (Color Cycling)	40
8.3.3	Grayscale Conversion	41
8.4	Common Palette Schemes	41
8.4.1	Web-Safe Colors (216 colors)	41
9	Double-Buffering	43
9.1	Concept	43
9.1.1	Visual Explanation	43
9.2	Implementation	43
9.2.1	Basic Double-Buffer Manager	43
9.2.2	With V-Sync Synchronization	44
9.2.3	Game Loop with Double-Buffering	45
9.3	Advanced Double-Buffering Techniques	46
9.3.1	Partial Updates	46
9.3.2	Triple Buffering (Using External RAM)	47
10	Hardware Integration	48
10.1	Connecting to a MicroBlaze Processor	48
10.1.1	Block Design Creation	48
10.1.2	Software Project Setup	48
10.2	Standalone Configuration (No CPU)	49
10.2.1	Test Pattern Generator	49
10.3	Using with RISC-V Soft Core	50
10.4	Connecting to Zynq PS	50

11 Troubleshooting	52
11.1 No Display / Monitor Shows "No Signal"	52
11.1.1 Possible Causes and Solutions	52
11.1.2 Debug Steps	52
11.2 Display Shows Noise/Random Pixels	52
11.3 Colors Are Wrong	53
11.3.1 Symptoms and Fixes	53
11.3.2 Test Palette	53
11.4 Screen Tearing in 640×400 Mode	53
11.4.1 Mitigation Strategies	53
11.5 Poor Performance	54
11.5.1 Slow Drawing Speed	54
11.5.2 AXI Bus Bottleneck	54
11.6 Build Errors in Vivado	54
11.6.1 Common Synthesis Errors	54
11.7 Getting Help	55
12 Technical Specifications	56
12.1 Electrical Specifications	56
12.1.1 VGA Output Levels	56
12.1.2 Timing Specifications	56
12.1.3 Sync Polarity	56
12.2 Memory Specifications	56
12.2.1 Framebuffer	56
12.2.2 Palette	56
12.3 AXI Interface Specifications	56
12.4 Performance	56
12.4.1 Throughput	56
12.4.2 Latency	56
12.5 Resource Requirements	58
12.5.1 Minimum FPGA Requirements	58
12.5.2 Tested Platforms	58
13 Examples and Tutorials	59
13.1 Example 1: Hello World	59
13.2 Example 2: Bouncing Ball	60
13.3 Example 3: Starfield Effect	60
13.4 Example 4: Plasma Effect	61
13.5 Example 5: Tile Map	62
14 Appendix	64
14.1 Register Summary	64
14.2 Color Reference	64
14.2.1 Standard 16-Color Palette Values	64
14.3 Timing Diagrams	65
14.3.1 Horizontal Timing (640×400 @ 70 Hz)	65
14.3.2 Vertical Timing	65
14.4 File Manifest	65

14.5 Glossary	66
14.6 References	66
14.7 Revision History	66

List of Tables

2.1 FPGA Resource Utilization	13
3.1 VGA Controller Pin Assignments	15
4.1 Complete Memory Map	16
4.2 320×200 Framebuffer Layout	18
4.3 640×400 Framebuffer Layout	18
4.4 Palette Entry Bit Fields	19
4.5 Standard 16-Color VGA Palette	19
5.1 Control Register Bit Fields	20
5.2 Display Buffer Register Bit Fields	21
5.3 IRQ Enable Register Bit Fields	22
5.4 IRQ Clear/Status Register Bit Fields	23
7.1 320×200 Mode Memory Allocation	35
7.2 640×400 Mode Memory Allocation	36
7.3 Display Mode Comparison	37
12.1 VGA Signal Specifications	56
12.2 640×400 @ 70 Hz Timing	57
12.3 Framebuffer Specifications	57
12.4 Palette Specifications	57
12.5 AXI4-Lite Interface Specifications	58
12.6 Memory Bandwidth	58
14.1 Complete Register Reference	64
14.2 Standard VGA Colors	64
14.3 VGA Controller File List	65
14.4 Document Revision History	66

List of Figures

2.1	VGA Controller Block Diagram	11
2.2	Clock Domain Architecture	12
4.1	Memory Map Visualization	17
4.2	320×200 Double-Buffer Layout	17
8.1	Indexed Color Pipeline	38
9.1	Double-Buffering Concept	43
14.1	Horizontal Timing Diagram (640×400 @ 70 Hz)	65
14.2	Vertical Timing Diagram (640×400 @ 70 Hz)	66

Chapter 1

Introduction

1.1 About This Manual

This manual provides complete documentation for the VGA Graphics Controller, a dual-resolution display controller designed for Xilinx Field-Programmable Gate Arrays (FPGAs). This hardware IP core enables you to generate standard VGA video signals for connecting to monitors and displays.

Whether you're building a retro gaming console, creating custom graphics applications, developing embedded systems with display capabilities, or learning about digital display systems, this manual will guide you through every aspect of the VGA Graphics Controller.

1.2 What is the VGA Graphics Controller?

The VGA Graphics Controller is a synthesizable VHDL IP core that generates industry-standard VGA timing signals and manages framebuffer memory. It provides a complete solution for adding graphics capabilities to your FPGA design.

1.2.1 Key Features

- **Dual Resolution Modes:**
 - 320×200 pixels with 2×2 pixel doubling (displayed as 640×400)
 - 640×400 pixels native resolution
- **Color Support:**
 - 8-bit indexed color (256 simultaneous colors)
 - 12-bit RGB palette (4,096 possible colors: R4G4B4)
 - Programmable color lookup table (palette)
- **Memory Architecture:**
 - Internal framebuffer using FPGA Block RAM
 - 256 KB total framebuffer memory
 - Dual-port architecture for simultaneous CPU and display access
 - Double-buffering support in 320×200 mode
- **Interface:**
 - AXI4-Lite slave interface for CPU access
 - Memory-mapped framebuffer and palette
 - Simple register-based control
- **Display Specifications:**
 - 640×400 @ 70 Hz output
 - 25.175 MHz pixel clock
 - Standard VGA timing (VESA compatible)
 - Separate H-SYNC and V-SYNC outputs
 - 12-bit digital RGB output (4 bits per channel)

1.2.2 Target Applications

This VGA controller is ideal for:

- Retro gaming systems and consoles
- Embedded systems with display requirements
- Educational projects for learning computer graphics
- Industrial control panels and HMI systems
- FPGA-based soft processors (MicroBlaze, RISC-V, etc.)
- Test equipment and diagnostic displays
- Digital art and creative coding projects

1.3 Who Should Read This Manual?

This manual is intended for engineers, developers, and hobbyists working with:

- FPGA development and digital design
- Embedded systems programming
- Computer graphics and display systems
- Retro computing and gaming
- Educational projects in computer engineering

1.4 Prerequisites

1.4.1 Required Knowledge

To effectively use this VGA controller, you should be familiar with:

- FPGA development flow (synthesis, implementation, bitstream generation)
- Xilinx Vivado design tools
- Basic VHDL (for understanding the design, optional for use)
- C programming (for writing software to control the display)
- AXI bus protocol basics (helpful but not required)
- Basic understanding of raster graphics and frame buffers

1.4.2 Required Hardware

Minimum hardware requirements:

- Xilinx FPGA development board (Artix-7 or higher recommended)
- VGA connector (most dev boards include this)
- VGA-capable monitor supporting 640×400 @ 70 Hz
- VGA cable
- USB cable for FPGA programming

1.4.3 Required Software

- Xilinx Vivado Design Suite (2018.3 or later)
- Text editor or IDE for C programming
- (Optional) Xilinx SDK or Vitis for embedded software development

1.5 Document Conventions

Throughout this manual, the following conventions are used:

- **Monospace text** indicates code, register names, or memory addresses
- **Bold text** highlights important concepts or warnings
- *Italic text* introduces new terminology
- Hexadecimal values are prefixed with **0x**
- Binary values are prefixed with **0b**

Chapter 2

Hardware Overview

2.1 System Architecture

The VGA Graphics Controller consists of several key hardware blocks that work together to generate video signals and manage graphics memory.

2.1.1 Block Diagram

The complete system architecture is shown in Figure [2.1](#).

2.1.2 Component Descriptions

VGA Timing Generator

The timing generator produces all necessary VGA synchronization signals:

- Horizontal sync (H-SYNC) pulse
- Vertical sync (V-SYNC) pulse
- Pixel clock enable signals
- Video blanking control
- Framebuffer address generation

The timing generator operates at 25.175 MHz (the VGA pixel clock) and generates timing for 640×400 @ 70 Hz display mode. It automatically handles pixel doubling when in 320×200 mode.

Framebuffer BRAM

The framebuffer is implemented using FPGA Block RAM and stores pixel data:

- Total size: 256 KB
- Organization: Byte-addressable (8 bits per pixel)
- AXI Interface: Supports byte, halfword, and word writes (1, 2, or 4 bytes per transaction)
- Dual-port architecture:
 - Port A: Connected to AXI interface (CPU read/write)
 - Port B: Connected to VGA timing generator (display read)
- Supports two 320×200 buffers (double-buffering) or one 640×400 buffer

Color Palette RAM

The palette provides color lookup functionality:

- 256 entries (matching 8-bit pixel values)
- 12-bit RGB color depth per entry (4 bits per channel)
- Dual-port architecture for CPU and display access
- Programmable through AXI interface




Figure 2.1: VGA Controller Block Diagram




Figure 2.2: Clock Domain Architecture

AXI4-Lite Slave Interface

Provides CPU access to all controller resources:

- Memory-mapped framebuffer access
- Palette programming interface
- Control and status registers
- Standard AXI4-Lite protocol
- Low-latency access: 2 AXI cycles (registers/palette), 2-5 cycles (framebuffer multi-byte writes)

RGB Output Pipeline

Converts indexed pixel data to RGB signals:

- Two-stage pipeline for timing closure
- Palette lookup operation
- Video blanking insertion
- 12-bit RGB output (4 bits per channel)

2.2 Clock Domains

The VGA controller operates with two independent clock domains, as illustrated in Figure 2.2.

2.2.1 Pixel Clock Domain (25.175 MHz)

- VGA timing generation
- Framebuffer reads for display
- Palette lookups
- RGB output pipeline

This clock must be generated from your board's oscillator using a clock management primitive (MMCM or PLL). The provided TCL script automatically creates a clocking wizard configured for this frequency.

Table 2.1: FPGA Resource Utilization

Resource	Used	Available	Utilization
Total LUTs	1,487	63,400	2.35%
Logic LUTs	1,391	63,400	2.19%
LUTRAMs	96	19,000	0.51%
Flip-Flops	253	126,800	0.20%
Block RAM (RAMB36)	64	135	47.41%
DSP Blocks	0	240	0.00%
I/O Pins	14	210	6.67%

2.2.2 AXI Clock Domain (50-200 MHz)

- AXI4-Lite slave interface
- CPU framebuffer writes
- Palette updates
- Control register access

This clock typically comes from your processor or system interconnect. Clock domain crossing is handled automatically by the dual-port Block RAM.

2.3 Resource Utilization

Actual resource usage on Xilinx Artix-7 XC7A100T (post-synthesis):

VGA I/O Pins: 14 total (HSYNC, VSYNC, 4-bit Red, 4-bit Green, 4-bit Blue)

Note: Block RAM usage is the primary resource constraint, utilizing approximately 47% of available BRAM. Logic utilization remains low (<3%), leaving ample resources for additional features.

Chapter 3

Getting Started

3.1 Quick Start Guide

This section provides step-by-step instructions to get your VGA controller running quickly.

3.1.1 Hardware Setup

1. Connect your FPGA development board to your computer via USB
2. Connect a VGA monitor to the VGA port on your FPGA board
3. Power on the monitor
4. Ensure the monitor supports 640×400 @ 70 Hz (most modern monitors do)

3.1.2 Creating the Vivado Project

Using the Provided TCL Script (Recommended)

The easiest way to create a project is using the included TCL script:

1. Extract the VGA controller archive
2. Open Vivado
3. In the TCL console, navigate to the project directory:

```
1 cd /path/to/vga_controller
```

4. Run the project creation script:

```
1 /opt/Xilinx/2025.1/Vivado/bin/vivado -mode tcl -source create_project.tcl
```

5. The script will:
 - Create a new Vivado project
 - Add all VHDL source files
 - Configure the target FPGA (Nexys A7-100T by default)
 - Add pin constraints
 - Create a clocking wizard IP for the 25.175 MHz pixel clock

Manual Project Creation

If you prefer to create the project manually:

1. Create a new Vivado project
2. Select your target FPGA
3. Add all .vhd1 files from the `vga_controller` directory
4. Set `vga_controller_top.vhd1` as the top module
5. Add the .xdc constraints file
6. Create a Clocking Wizard IP:
 - Input clock: Your board's frequency (e.g., 100 MHz)
 - Output clock: 25.175 MHz

Table 3.1: VGA Controller Pin Assignments

Signal	Direction	Description
pixel_clk	Input	25.175 MHz pixel clock
axi_clk	Input	AXI bus clock
resetn	Input	Active-low reset
vga_hsync	Output	Horizontal sync
vga_vsync	Output	Vertical sync
vga_red[3:0]	Output	Red channel (4 bits)
vga_green[3:0]	Output	Green channel (4 bits)
vga_blue[3:0]	Output	Blue channel (4 bits)

- Enable reset port (active low)

3.1.3 Pin Assignments

For the Digilent Nexys A7-100T board, pins are pre-configured in the XDC file. For other boards, you'll need to assign pins according to Table 3.1.

3.1.4 Building the Design

1. Click "Run Synthesis" in Vivado
2. Wait for synthesis to complete (typically 2–5 minutes)
3. Click "Run Implementation"
4. Wait for implementation to complete
5. Click "Generate Bitstream"
6. Wait for bitstream generation to complete

3.1.5 Programming the FPGA

1. Click "Open Hardware Manager"
2. Click "Auto Connect" to connect to your FPGA board
3. Right-click on the device and select "Program Device"
4. Select the generated .bit file
5. Click "Program"

3.1.6 First Test

At this point, the VGA controller is loaded but the framebuffer contains random data. To see meaningful output, you'll need to write software to control the display. See Chapter 6 for programming examples.

For a quick test without software:

- The display should show output (though it will be noise/random pixels)
- The monitor should recognize the 640×400 signal
- H-SYNC and V-SYNC should be working (monitor stays in sync)

If the monitor displays "No Signal" or "Out of Range," see Chapter 11.

Chapter 4

Memory Map Reference

4.1 Address Space Overview

The VGA controller is accessed through a single contiguous address space via the AXI4-Lite interface. The complete memory map is shown in Figure 4.1 and Table 4.1.

Table 4.1: Complete Memory Map

Address Range	Size	Description
0x00000-0x3FFFF	256 KB	Framebuffer Memory
0x40000-0x401FF	512 bytes	Color Palette (256 entries)
0x40200-0x40203	4 bytes	Control Register
0x40204-0x40207	4 bytes	Display Buffer Select Register
0x40208-0x4020B	4 bytes	IRQ Enable Register
0x4020C-0x4020F	4 bytes	IRQ Clear/Status Register

4.2 Framebuffer Memory (0x00000-0x3FFFF)

The framebuffer stores pixel data as 8-bit indexed color values. Each byte represents one pixel and is used as an index into the color palette.

4.2.1 Memory Layout

Pixels are stored in row-major order:

$$\text{Address} = y \times \text{width} + x \quad (4.1)$$

Where:

- x is the horizontal pixel coordinate (0 to width-1)
- y is the vertical pixel coordinate (0 to height-1)
- width is 320 (low-res mode) or 640 (high-res mode)

4.2.2 320×200 Mode (Double-Buffered)

In 320×200 mode, the framebuffer is divided into two buffers for double-buffering support as shown in Figure 4.2:

Address Calculation Example:

To write a pixel at coordinates ($x=100$, $y=50$) to Buffer 1:

$$\begin{aligned} \text{Address} &= \text{Buffer}_1_ \text{Base} + (y \times 320 + x) \\ &= 0x20000 + (50 \times 320 + 100) \\ &= 0x20000 + 16100 \\ &= 0x23EE4 \end{aligned} \quad (4.2)$$




Figure 4.1: Memory Map Visualization




Figure 4.2: 320×200 Double-Buffer Layout

Table 4.2: 320×200 Framebuffer Layout

Buffer	Address Range	Size
Buffer 0	0x00000-0x0F9FF	64,000 bytes
Unused	0x0FA00-0x1FFFF	67,072 bytes
Buffer 1	0x20000-0x2F9FF	64,000 bytes
Unused	0x2FA00-0x3FFFF	67,072 bytes

Table 4.3: 640×400 Framebuffer Layout

Region	Address Range	Size
Framebuffer	0x00000-0x3E7FF	256,000 bytes
Unused	0x3E800-0x3FFFF	6,144 bytes

4.2.3 640×400 Mode (Single Buffer)

In 640×400 mode, a single framebuffer occupies the lower portion of memory:

Address Calculation Example:

To write a pixel at coordinates (x=320, y=200):

$$\begin{aligned}
 \text{Address} &= y \times 640 + x \\
 &= 200 \times 640 + 320 \\
 &= 128320 \\
 &= 0x1F520
 \end{aligned}
 \tag{4.3}$$

4.2.4 Access Characteristics

- **Write Access:** Supports byte, halfword, and word writes (1-4 bytes written sequentially)
- **Read Access:** Supports byte, halfword, and word reads (1-4 bytes read sequentially)
- **Width:** 8-bit pixels (one byte per pixel)
- **Alignment:** Byte-addressable, no alignment restrictions
- **Write Latency:** 2 AXI cycles (single byte), 3-5 cycles (multi-byte sequential)
- **Read Latency:** 2 AXI cycles (single byte), 3-5 cycles (multi-byte sequential)
- **Byte Enables:** Supported for partial writes

Multi-byte Read/Write: The framebuffer supports efficient multi-byte reads and writes. When reading or writing words (4 bytes) or halfwords (2 bytes), the AXI slave sequentially accesses consecutive framebuffer addresses while holding the bus busy. This provides optimal performance for bulk operations.

4.3 Color Palette (0x40000-0x401FF)

The color palette translates 8-bit pixel indices to 12-bit RGB colors.

4.3.1 Palette Entry Format

Each palette entry is 16 bits wide (16-bit halfword aligned in memory) as detailed in Table 4.4:

Table 4.4: Palette Entry Bit Fields

Bits	Field	Description
15–12	Reserved	Must be written as 0
11–8	Red	Red channel intensity (0–15)
7–4	Green	Green channel intensity (0–15)
3–0	Blue	Blue channel intensity (0–15)

Table 4.5: Standard 16-Color VGA Palette

Index	Color Name	RGB Value
0	Black	0x000
1	Blue	0x00A
2	Green	0x0A0
3	Cyan	0x0AA
4	Red	0xA00
5	Magenta	0xA0A
6	Brown	0xA50
7	Light Gray	0xAAA
8	Dark Gray	0x555
9	Bright Blue	0x00F
10	Bright Green	0x0F0
11	Bright Cyan	0x0FF
12	Bright Red	0xF00
13	Bright Magenta	0xF0F
14	Yellow	0xFF0
15	White	0xFFF

4.3.2 Palette Addressing

Palette entries are accessed at word-aligned addresses:

$$\text{Palette Address} = 0x40000 + (\text{color_index} \times 2) \quad (4.4)$$

Example: To set color index 5 to bright red (RGB = F00):

```

1 uint16_t *palette = (uint16_t*)0x48040000; // Base + palette offset
2 palette[5] = 0x0F00; // Bright red

```

4.3.3 Default Palette

On reset, all palette entries are initialized to black (0x000). You must program the palette before meaningful colors appear.

4.3.4 Standard VGA Colors

A common starting palette uses the 16 standard VGA colors shown in Table 4.5.

Chapter 5

Register Descriptions

5.1 Control Register (0x40200)

The Control Register configures the basic operating mode of the VGA controller. Table 5.1 shows the bit field definitions.

5.1.1 Register Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved (RAZ/WI)																															MODE	

5.1.2 Reset Value

0x00000000 (640×400 mode)

5.1.3 Usage Example

```
1 #define CTRL_REG 0x48040200
2
3 // Switch to 320x200 mode
4 *(volatile uint32_t*)CTRL_REG = 0x00000001;
5
6 // Switch to 640x400 mode
7 *(volatile uint32_t*)CTRL_REG = 0x00000000;
8
9 // Read current mode
10 uint32_t mode = *(volatile uint32_t*)CTRL_REG;
11 if (mode & 0x01) {
12     printf("320x200 mode\n");
13 } else {
14     printf("640x400 mode\n");
15 }
```

Listing 5.1: Setting Display Mode

Table 5.1: Control Register Bit Fields

Bit	Name	Type	Description
0	MODE	R/W	Resolution mode select 0 = 640×400 mode 1 = 320×200 mode
31–1	–	RAZ/WI	Reserved (Read-As-Zero, Write-Ignored)

Table 5.2: Display Buffer Register Bit Fields

Bit	Name	Type	Description
0	BUF	R/W	Display buffer select 0 = Display Buffer 0 1 = Display Buffer 1 (320×200 mode only)
31-1	–	RAZ/WI	Reserved

5.1.4 Notes

- Mode changes take effect immediately but may cause visual glitches
- It's recommended to change modes during vertical blanking
- When switching from 320×200 to 640×400, the active buffer setting is ignored
- Framebuffer contents are not cleared when changing modes

5.2 Display Buffer Register (0x40204)

The Display Buffer Register selects which framebuffer is displayed in 320×200 mode. This enables double-buffering for flicker-free animation as shown in Table 5.2.

5.2.1 Register Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved (RAZ/WI)																															BUF

5.2.2 Reset Value

0x00000000 (Buffer 0 displayed)

5.2.3 Usage Example

```

1 #define DISP_BUF_REG  0x48040204
2
3 uint8_t current_display_buffer = 0;
4 uint8_t current_draw_buffer = 1;
5
6 void swap_buffers(void) {
7     // Swap the buffer being displayed
8     current_display_buffer = current_draw_buffer;
9     current_draw_buffer = 1 - current_draw_buffer;
10
11     // Update hardware register (instant swap)
12     *(volatile uint32_t*)DISP_BUF_REG = current_display_buffer;
13 }
14
15 // In your main animation loop:
16 while (1) {
17     // Draw to the off-screen buffer

```

Table 5.3: IRQ Enable Register Bit Fields

Bit	Name	Type	Description
0	VSIE	R/W	Vertical Sync Interrupt Enable 0 = Interrupt output disabled 1 = Interrupt output enabled
31–1	–	RAZ/WI	Reserved

```

18     draw_frame(current_draw_buffer);
19
20     // Swap buffers (no tearing!)
21     swap_buffers();
22
23     // Optional: wait for vsync
24     wait_for_vsync();
25 }
```

Listing 5.2: Double-Buffering Example

5.2.4 Notes

- **Immediate switching:** Buffer switching is instantaneous - the change takes effect on the very next pixel being displayed
- **Warning:** Switching mid-frame will cause visible tearing (a horizontal line where the buffer change occurred)
- **Recommended practice:** Always swap buffers during vertical blanking using the VSYNC interrupt for tear-free animation
- This register has no effect in 640×400 mode
- Reading this register returns the currently displayed buffer

5.3 IRQ Enable Register (0x40208)

The IRQ Enable Register controls whether the VSYNC interrupt is forwarded to the processor. The interrupt fires at the beginning of the vertical blanking interval, making it ideal for synchronizing double-buffer swaps and other timing-critical operations.

5.3.1 Register Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved (RAZ/WI)																															VSIE	

5.3.2 Reset Value

0x00000000 (Interrupt disabled)

5.3.3 Notes

- VSIE gates the irq output: $irq = VSIE \text{ AND } VSIA$

Table 5.4: IRQ Clear/Status Register Bit Fields

Bit	Name	Type	Description
0	VSIA	R/W1C	Vertical Sync Interrupt Active 0 = No interrupt pending 1 = Interrupt pending Write 1 to clear; writing 0 has no effect
31–1	–	RAZ/WI	Reserved

- Clearing VSIEN does *not* clear the pending flag in the IRQ Clear/Status Register
- When VSIEN is re-enabled, any pending event that occurred while disabled will immediately assert `irq`
- Write 0 to this register to disable the interrupt at any time

5.4 IRQ Clear/Status Register (0x4020C)

The IRQ Clear/Status Register reflects the current VSYNC interrupt pending state and provides the write-1-to-clear mechanism for acknowledging the interrupt. Reading this register allows software to poll for VSYNC without using the interrupt output. Table 5.4 details the bit field definitions.

5.4.1 Register Fields

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved (RAZ/WI)																															VSIA

5.4.2 Operation

Interrupt Generation:

- VSIA is automatically set on the rising edge of VSYNC (start of vertical blanking)
- The `irq` output = VSIEN (from IRQ Enable Register) AND VSIA
- The interrupt remains asserted until software clears VSIA
- VSIA is set regardless of whether VSIEN is enabled

Clearing the Interrupt:

- Write 0x00000001 to this register to clear VSIA
- Writing 0 to bit 0 has no effect (write-1-to-clear semantics)
- The NVIC pending bit must also be cleared in the interrupt handler

5.4.3 Reset Value

0x00000000 (No interrupt pending)

5.4.4 Usage Example

```

1 #define VGA_BASE          0x48000000
2 #define VGA_IRQ_ENABLE_REG (VGA_BASE + 0x40208) // VSIEN at bit 0
3 #define VGA_IRQ_CLEAR_REG  (VGA_BASE + 0x4020C) // VSIA at bit 0 (R/W1C
  )

```



```

4 #define VGA_DISP_BUF_REG      (VGA_BASE + 0x40204)
5
6 // Enable VGA VSYNC interrupt
7 void vga_enable_irq(void) {
8     *(volatile uint32_t*)VGA_IRQ_ENABLE_REG = 0x01; // Set VSIEN
9 }
10
11 // VGA interrupt handler (called on VSYNC rising edge)
12 void vga_irq_handler(void) {
13     // Check VSIA in the Clear/Status register
14     if (*(volatile uint32_t*)VGA_IRQ_CLEAR_REG & 0x01) {
15         // VSYNC occurred -- safe to swap buffers now
16         static uint8_t display_buffer = 0;
17         display_buffer ^= 1;
18         *(volatile uint32_t*)VGA_DISP_BUF_REG = display_buffer;
19
20         // Acknowledge: write 1 to bit 0 of IRQ Clear/Status register
21         *(volatile uint32_t*)VGA_IRQ_CLEAR_REG = 0x01;
22     }
23 }
24
25 // Main application
26 int main(void) {
27     vga_enable_irq();
28     register_interrupt_handler(VGA_IRQ_NUM, vga_irq_handler);
29     enable_global_interrupts();
30
31     while (1) {
32         // Draw to off-screen buffer
33         // Buffer swap happens automatically in the IRQ handler
34         draw_next_frame();
35     }
36 }

```

Listing 5.3: Interrupt-Driven Double-Buffering

5.4.5 Typical Use Case: Tear-Free Graphics

The interrupt-driven approach ensures buffer swaps occur exclusively during vertical blanking:

1. Write 1 to VSIEN in the IRQ Enable Register
2. Draw graphics to the off-screen buffer
3. On VSYNC interrupt:
 - Swap the Display Buffer Register (no tearing — the scan-out is in blanking)
 - Optionally trigger audio or timing updates
 - Write 0x01 to the IRQ Clear/Status Register to clear VSIA
4. Repeat

5.4.6 Notes

- The interrupt fires at approximately 70 Hz (once per frame)
- VSYNC occurs during the vertical blanking interval when no pixels are being drawn
- This is the optimal time to swap buffers for tear-free animation

- The interrupt handler should be kept short to avoid missing the blanking window
- Reading bit 0 of this register returns the current pending status
- The `irq` output connects to your processor's interrupt controller

5.5 Status Registers (Future)

The current version does not include status registers, but future versions may add:

- V-SYNC status bit (for software synchronization)
- Frame counter
- Performance counters

Chapter 6

Programming Guide

6.1 Software Architecture

This chapter provides complete programming information for the VGA controller, including initialization, drawing primitives, and advanced techniques.

6.2 Initialization

6.2.1 Memory-Mapped Base Address

First, define the base address where the VGA controller is mapped in your system:

```
1 // Adjust this address to match your system configuration
2 #define VGA_BASE          0x48000000
3
4 // Derived addresses
5 #define FB_BASE            (VGA_BASE + 0x00000)
6 #define FB_BUFFER_0        (FB_BASE + 0x00000) // 320x200 buffer 0
7 #define FB_BUFFER_1        (FB_BASE + 0x20000) // 320x200 buffer 1 (128
8     KB boundary)
9 #define PALETTE_BASE       (VGA_BASE + 0x40000)
10 #define CTRL_REG           (VGA_BASE + 0x40200)
11 #define DISP_BUF_REG       (VGA_BASE + 0x40204)
12 #define VGA_IRQ_ENABLE_REG (VGA_BASE + 0x40208) // VSIEN at bit 0
13 #define VGA_IRQ_CLEAR_REG  (VGA_BASE + 0x4020C) // VSIA  at bit 0 (R/W1C
14 )
```

6.2.2 Basic Initialization Sequence

```
1 void vga_init(void) {
2     // 1. Set display mode
3     *(volatile uint32_t*)CTRL_REG = 0x00000001; // 320x200 mode
4
5     // 2. Initialize palette with default colors
6     init_palette();
7
8     // 3. Clear both buffers
9     clear_buffer(0);
10    clear_buffer(1);
11
12    // 4. Select buffer 0 for display
13    *(volatile uint32_t*)DISP_BUF_REG = 0x00000000;
14 }
15
16 void clear_buffer(uint8_t buffer) {
17     volatile uint8_t *fb;
```

```

18
19     if (buffer == 0) {
20         fb = (volatile uint8_t*)FB_BUFFER_0;
21     } else {
22         fb = (volatile uint8_t*)FB_BUFFER_1;
23     }
24
25     // Clear 64,000 bytes (320x200)
26     for (int i = 0; i < 64000; i++) {
27         fb[i] = 0; // Black (assuming palette[0] is black)
28     }
29 }

```

Listing 6.1: VGA Controller Initialization

6.2.3 Palette Initialization

```

1 void init_palette(void) {
2     volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
3
4     // Standard 16-color VGA palette
5     palette[0] = 0x000; // Black
6     palette[1] = 0x00A; // Blue
7     palette[2] = 0x0A0; // Green
8     palette[3] = 0x0AA; // Cyan
9     palette[4] = 0xA00; // Red
10    palette[5] = 0xA0A; // Magenta
11    palette[6] = 0xA50; // Brown
12    palette[7] = 0xAAA; // Light Gray
13    palette[8] = 0x555; // Dark Gray
14    palette[9] = 0x00F; // Bright Blue
15    palette[10] = 0x0F0; // Bright Green
16    palette[11] = 0x0FF; // Bright Cyan
17    palette[12] = 0xF00; // Bright Red
18    palette[13] = 0xF0F; // Bright Magenta
19    palette[14] = 0xFF0; // Yellow
20    palette[15] = 0xFFF; // White
21
22    // Fill remaining entries with grayscale
23    for (int i = 16; i < 256; i++) {
24        uint8_t gray = i; // 0-255 range
25        uint8_t level = gray >> 4; // Convert to 0-15
26        palette[i] = (level << 8) | (level << 4) | level;
27    }
28 }

```

Listing 6.2: Standard VGA Palette Initialization

6.3 Drawing Primitives

6.3.1 Plot Pixel

```

1 void plot_pixel_320(uint16_t x, uint16_t y,
2                     uint8_t color, uint8_t buffer) {
3     if (x >= 320 || y >= 200) return; // Bounds check
4
5     volatile uint8_t *fb;
6     if (buffer == 0) {
7         fb = (volatile uint8_t*)FB_BUFFER_0;
8     } else {
9         fb = (volatile uint8_t*)FB_BUFFER_1;
10    }
11
12    fb[y * 320 + x] = color;
13 }
14
15 void plot_pixel_640(uint16_t x, uint16_t y, uint8_t color) {
16     if (x >= 640 || y >= 400) return;
17
18     volatile uint8_t *fb = (volatile uint8_t*)FB_BASE;
19     fb[y * 640 + x] = color;
20 }

```

Listing 6.3: Pixel Plotting Function

6.3.2 Read Pixel

```

1 uint8_t get_pixel_320(uint16_t x, uint16_t y, uint8_t buffer) {
2     if (x >= 320 || y >= 200) return 0;
3
4     volatile uint8_t *fb;
5     if (buffer == 0) {
6         fb = (volatile uint8_t*)FB_BUFFER_0;
7     } else {
8         fb = (volatile uint8_t*)FB_BUFFER_1;
9     }
10
11     return fb[y * 320 + x];
12 }

```

Listing 6.4: Reading Pixel Values

6.3.3 Draw Line (Bresenham's Algorithm)

```

1 void draw_line(int x0, int y0, int x1, int y1,
2               uint8_t color, uint8_t buffer) {
3     int dx = abs(x1 - x0);
4     int dy = abs(y1 - y0);
5     int sx = (x0 < x1) ? 1 : -1;
6     int sy = (y0 < y1) ? 1 : -1;
7     int err = dx - dy;
8
9     while (1) {

```

```
10     plot_pixel_320(x0, y0, color, buffer);
11
12     if (x0 == x1 && y0 == y1) break;
13
14     int e2 = 2 * err;
15     if (e2 > -dy) {
16         err -= dy;
17         x0 += sx;
18     }
19     if (e2 < dx) {
20         err += dx;
21         y0 += sy;
22     }
23 }
24 }
```

Listing 6.5: Line Drawing

6.3.4 Draw Rectangle

```
1 void draw_rect(int x, int y, int w, int h,
2               uint8_t color, uint8_t buffer) {
3     // Top and bottom edges
4     for (int i = 0; i < w; i++) {
5         plot_pixel_320(x + i, y, color, buffer);
6         plot_pixel_320(x + i, y + h - 1, color, buffer);
7     }
8
9     // Left and right edges
10    for (int i = 0; i < h; i++) {
11        plot_pixel_320(x, y + i, color, buffer);
12        plot_pixel_320(x + w - 1, y + i, color, buffer);
13    }
14 }
15
16 void fill_rect(int x, int y, int w, int h,
17               uint8_t color, uint8_t buffer) {
18     volatile uint8_t *fb;
19     if (buffer == 0) {
20         fb = (volatile uint8_t*)FB_BUFFER_0;
21     } else {
22         fb = (volatile uint8_t*)FB_BUFFER_1;
23     }
24
25     for (int row = y; row < y + h; row++) {
26         if (row < 0 || row >= 200) continue;
27
28         for (int col = x; col < x + w; col++) {
29             if (col < 0 || col >= 320) continue;
30             fb[row * 320 + col] = color;
31         }
32     }
33 }
```

Listing 6.6: Rectangle Drawing

6.3.5 Draw Circle (Midpoint Algorithm)

```

1 void plot_circle_points(int xc, int yc, int x, int y,
2                        uint8_t color, uint8_t buffer) {
3     plot_pixel_320(xc + x, yc + y, color, buffer);
4     plot_pixel_320(xc - x, yc + y, color, buffer);
5     plot_pixel_320(xc + x, yc - y, color, buffer);
6     plot_pixel_320(xc - x, yc - y, color, buffer);
7     plot_pixel_320(xc + y, yc + x, color, buffer);
8     plot_pixel_320(xc - y, yc + x, color, buffer);
9     plot_pixel_320(xc + y, yc - x, color, buffer);
10    plot_pixel_320(xc - y, yc - x, color, buffer);
11 }
12
13 void draw_circle(int xc, int yc, int radius,
14                uint8_t color, uint8_t buffer) {
15     int x = 0;
16     int y = radius;
17     int d = 1 - radius;
18
19     plot_circle_points(xc, yc, x, y, color, buffer);
20
21     while (x < y) {
22         x++;
23         if (d < 0) {
24             d += 2 * x + 1;
25         } else {
26             y--;
27             d += 2 * (x - y) + 1;
28         }
29         plot_circle_points(xc, yc, x, y, color, buffer);
30     }
31 }

```

Listing 6.7: Circle Drawing

6.4 Advanced Techniques

6.4.1 Optimized Block Fill

For better performance when filling large areas:

```

1 #include <string.h>
2
3 void fast_fill_rect(int x, int y, int w, int h,
4                   uint8_t color, uint8_t buffer) {
5     volatile uint8_t *fb;
6     if (buffer == 0) {
7         fb = (volatile uint8_t*)FB_BUFFER_0;

```

```

8     } else {
9         fb = (volatile uint8_t*)FB_BUFFER_1;
10    }
11
12    for (int row = y; row < y + h; row++) {
13        if (row < 0 || row >= 200) continue;
14
15        int start_x = (x < 0) ? 0 : x;
16        int end_x = (x + w > 320) ? 320 : x + w;
17        int width = end_x - start_x;
18
19        if (width > 0) {
20            memset((void*)&fb[row * 320 + start_x], color, width);
21        }
22    }
23 }

```

Listing 6.8: Optimized Block Fill Using memset

6.4.2 Sprite Drawing

```

1 typedef struct {
2     int width;
3     int height;
4     const uint8_t *data;
5 } Sprite;
6
7 void draw_sprite(int x, int y, const Sprite *sprite,
8                 uint8_t buffer) {
9     volatile uint8_t *fb;
10    if (buffer == 0) {
11        fb = (volatile uint8_t*)FB_BUFFER_0;
12    } else {
13        fb = (volatile uint8_t*)FB_BUFFER_1;
14    }
15
16    for (int row = 0; row < sprite->height; row++) {
17        int screen_y = y + row;
18        if (screen_y < 0 || screen_y >= 200) continue;
19
20        for (int col = 0; col < sprite->width; col++) {
21            int screen_x = x + col;
22            if (screen_x < 0 || screen_x >= 320) continue;
23
24            uint8_t pixel = sprite->data[row * sprite->width + col];
25
26            // Color 0 is transparent
27            if (pixel != 0) {
28                fb[screen_y * 320 + screen_x] = pixel;
29            }
30        }
31    }
32 }

```



```

33
34 // Example sprite data (8x8 smiley face)
35 const uint8_t smiley_data[64] = {
36     0,0,15,15,15,15,0,0,
37     0,15,14,14,14,14,15,0,
38     15,14,1,14,14,1,14,15,
39     15,14,14,14,14,14,14,15,
40     15,14,1,14,14,1,14,15,
41     15,14,14,1,1,14,14,15,
42     0,15,14,14,14,14,15,0,
43     0,0,15,15,15,15,0,0
44 };
45
46 const Sprite smiley = {
47     .width = 8,
48     .height = 8,
49     .data = smiley_data
50 };

```

Listing 6.9: Sprite Rendering with Transparency

6.4.3 Scrolling

```

1 void scroll_up(int lines, uint8_t buffer) {
2     volatile uint8_t *fb;
3     if (buffer == 0) {
4         fb = (volatile uint8_t*)FB_BUFFER_0;
5     } else {
6         fb = (volatile uint8_t*)FB_BUFFER_1;
7     }
8
9     // Move pixels up
10    memmove((void*)fb,
11            (const void*)&fb[lines * 320],
12            (200 - lines) * 320);
13
14    // Clear bottom lines
15    memset((void*)&fb[(200 - lines) * 320], 0, lines * 320);
16 }

```

Listing 6.10: Vertical Scrolling

6.5 Double-Buffering Example

```

1 #include <stdint.h>
2 #include <stdbool.h>
3
4 typedef struct {
5     uint8_t display_buffer;
6     uint8_t draw_buffer;
7     bool vsync_enabled;

```

```

8  } VGA_State;
9
10 VGA_State vga_state = {0, 1, false};
11
12 void vga_swap_buffers(void) {
13     // Swap display and draw buffers
14     uint8_t temp = vga_state.display_buffer;
15     vga_state.display_buffer = vga_state.draw_buffer;
16     vga_state.draw_buffer = temp;
17
18     // Update hardware register
19     *(volatile uint32_t*)DISP_BUF_REG = vga_state.display_buffer;
20 }
21
22 uint8_t vga_get_draw_buffer(void) {
23     return vga_state.draw_buffer;
24 }
25
26 // Example: Bouncing ball animation
27 typedef struct {
28     float x, y;
29     float vx, vy;
30     uint8_t color;
31     int radius;
32 } Ball;
33
34 void animate_ball(Ball *ball) {
35     const int WIDTH = 320;
36     const int HEIGHT = 200;
37
38     while (1) {
39         uint8_t buffer = vga_get_draw_buffer();
40
41         // Clear screen
42         fast_fill_rect(0, 0, WIDTH, HEIGHT, 0, buffer);
43
44         // Update ball position
45         ball->x += ball->vx;
46         ball->y += ball->vy;
47
48         // Bounce off walls
49         if (ball->x - ball->radius < 0 ||
50             ball->x + ball->radius >= WIDTH) {
51             ball->vx = -ball->vx;
52         }
53         if (ball->y - ball->radius < 0 ||
54             ball->y + ball->radius >= HEIGHT) {
55             ball->vy = -ball->vy;
56         }
57
58         // Draw ball
59         draw_circle((int)ball->x, (int)ball->y,
60                     ball->radius, ball->color, buffer);
61

```

```
62     // Swap buffers (no tearing!)
63     vga_swap_buffers();
64
65     // Optional: delay for frame rate control
66     delay_ms(16); // ~60 FPS
67 }
68 }
69
70 int main(void) {
71     // Initialize VGA
72     vga_init();
73
74     // Create a ball
75     Ball ball = {
76         .x = 160,
77         .y = 100,
78         .vx = 2.5,
79         .vy = 1.8,
80         .color = 12, // Bright red
81         .radius = 8
82     };
83
84     // Run animation
85     animate_ball(&ball);
86
87     return 0;
88 }
```

Listing 6.11: Complete Double-Buffering Application

Chapter 7

Display Modes

7.1 320×200 Mode

7.1.1 Overview

320×200 mode provides a classic low-resolution mode suitable for retro gaming and applications where large pixels are desirable.

7.1.2 Technical Details

- **Resolution:** 320×200 pixels
- **Display:** Each pixel is doubled to 2×2 screen pixels (640×400 output)
- **Framebuffer Size:** 64,000 bytes per buffer
- **Double-Buffering:** Supported (two 64 KB buffers)
- **Refresh Rate:** 70 Hz
- **Colors:** 256 simultaneous from 4096-color palette

7.1.3 Memory Usage

7.1.4 Performance Characteristics

- **Pixel Update Rate:** Limited by AXI bus speed (typically 100 MHz)
- **Full Screen Update:** Can update entire framebuffer in <1 ms
- **Buffer Swap:** Instantaneous (single register write)
- **Memory Bandwidth:** 4.48 MB/s for display reads

7.1.5 Best Use Cases

- Retro-style games
- Pixel art applications
- Fast-paced animations requiring double-buffering
- Applications where memory is constrained
- Classic computer emulation

Table 7.1: 320×200 Mode Memory Allocation

Resource	Size	Usage
Buffer 0	64,000 bytes	25% of 256 KB
Buffer 1	64,000 bytes	25% of 256 KB
Total Used	128,000 bytes	50% of 256 KB
Available	128,000 bytes	50% of 256 KB

Table 7.2: 640×400 Mode Memory Allocation

Resource	Size	Usage
Framebuffer	256,000 bytes	100% of 256 KB
Available	0 bytes	0% of 256 KB

7.2 640×400 Mode

7.2.1 Overview

640×400 mode provides higher resolution for applications requiring more detail.

7.2.2 Technical Details

- **Resolution:** 640×400 pixels
- **Display:** 1:1 pixel mapping (no doubling)
- **Framebuffer Size:** 256,000 bytes
- **Double-Buffering:** Not supported (insufficient memory)
- **Refresh Rate:** 70 Hz
- **Colors:** 256 simultaneous from 4096-color palette

7.2.3 Memory Usage

7.2.4 Performance Characteristics

- **Full Screen Update:** 2.5 ms at 100 MHz AXI clock
- **Memory Bandwidth:** 17.92 MB/s for display reads
- **Pixel Density:** 4× more pixels than 320×200 mode

7.2.5 Best Use Cases

- Text-based interfaces requiring higher resolution
- Detailed graphics applications
- CAD/drawing applications
- Data visualization
- Applications where double-buffering is not needed

7.2.6 Handling Tearing Without Double-Buffering

Since 640×400 mode doesn't support double-buffering, you can minimize tearing by:

1. Drawing only during vertical blanking (if you can draw fast enough)
2. Using partial screen updates (only redraw changed regions)
3. Implementing triple-buffering in external SDRAM
4. Accepting some tearing for non-critical applications

7.3 Mode Comparison

Table 7.3 provides a detailed comparison of the two available display modes:

Table 7.3: Display Mode Comparison

Feature	320×200	640×400
Pixels	64,000	256,000
Memory per Buffer	64 KB	256 KB
Double-Buffering	Yes	No
Pixel Size	2×2 (large)	1×1 (small)
Update Speed	Fast	Moderate
Memory Available	50% free	0% free
Best For	Games	Applications

Chapter 8

Color Palette

8.1 Palette Architecture

The VGA controller uses an indexed color system with a programmable palette.

8.1.1 How It Works

The indexed color pipeline is illustrated in Figure 8.1:

1. Each pixel in the framebuffer is 8 bits (0–255)
2. This value is used as an index into the palette
3. The palette entry contains a 12-bit RGB color
4. The RGB color is output to the VGA DAC

8.1.2 Advantages of Indexed Color

- **Memory Efficiency:** 1 byte per pixel vs 3 bytes for direct RGB
- **Fast Color Changes:** Change palette to recolor entire screen
- **Palette Animation:** Create effects by cycling palette entries
- **Color Standardization:** Use consistent colors across application

8.2 Palette Programming

8.2.1 Setting Individual Colors

```
1 void set_palette_entry(uint8_t index,
2                       uint8_t red, uint8_t green, uint8_t blue) {
3     volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
4
5     // Combine RGB into 12-bit value (4 bits each)
6     uint16_t rgb = ((red & 0x0F) << 8) |
7                   ((green & 0x0F) << 4) |
8                   (blue & 0x0F);
9
10    palette[index] = rgb;
```




Figure 8.1: Indexed Color Pipeline

```

11 }
12
13 // Example: Set color 10 to orange
14 set_palette_entry(10, 15, 8, 0); // RGB = F80

```

Listing 8.1: Setting Palette Entries

8.2.2 Loading Complete Palettes

```

1 typedef struct {
2     uint8_t r, g, b;
3 } RGB;
4
5 void load_palette(const RGB *colors, int num_colors) {
6     volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
7
8     for (int i = 0; i < num_colors && i < 256; i++) {
9         uint16_t rgb = ((colors[i].r & 0x0F) << 8) |
10                        ((colors[i].g & 0x0F) << 4) |
11                        (colors[i].b & 0x0F);
12         palette[i] = rgb;
13     }
14 }
15
16 // Example: Earth tone palette
17 const RGB earth_palette[] = {
18     {0, 0, 0}, // 0: Black
19     {5, 3, 1}, // 1: Dark brown
20     {8, 5, 2}, // 2: Brown
21     {11, 8, 4}, // 3: Light brown
22     {2, 6, 2}, // 4: Dark green
23     {4, 10, 4}, // 5: Green
24     {8, 13, 8}, // 6: Light green
25     {10, 10, 15}, // 7: Sky blue
26     {15, 15, 15}, // 8: White
27 };
28
29 load_palette(earth_palette, 9);

```

Listing 8.2: Loading a Full Palette

8.3 Palette Techniques

8.3.1 Palette Fading

```

1 void fade_to_black(int steps, int delay_ms) {
2     RGB original_palette[256];
3     volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
4
5     // Save original palette
6     for (int i = 0; i < 256; i++) {

```



```

7     uint16_t rgb = palette[i];
8     original_palette[i].r = (rgb >> 8) & 0x0F;
9     original_palette[i].g = (rgb >> 4) & 0x0F;
10    original_palette[i].b = rgb & 0x0F;
11
12
13    // Fade out
14    for (int step = steps; step >= 0; step--) {
15        for (int i = 0; i < 256; i++) {
16            uint8_t r = (original_palette[i].r * step) / steps;
17            uint8_t g = (original_palette[i].g * step) / steps;
18            uint8_t b = (original_palette[i].b * step) / steps;
19
20            set_palette_entry(i, r, g, b);
21        }
22        delay_ms(delay_ms);
23    }
24
25
26    // Restore original colors
27    void fade_from_black(const RGB *original, int steps, int delay_ms) {
28        for (int step = 0; step <= steps; step++) {
29            for (int i = 0; i < 256; i++) {
30                uint8_t r = (original[i].r * step) / steps;
31                uint8_t g = (original[i].g * step) / steps;
32                uint8_t b = (original[i].b * step) / steps;
33
34                set_palette_entry(i, r, g, b);
35            }
36            delay_ms(delay_ms);
37        }
38    }

```

Listing 8.3: Fade to Black Effect

8.3.2 Palette Rotation (Color Cycling)

```

1    void rotate_palette_range(uint8_t start, uint8_t end, int direction) {
2        volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
3
4        if (direction > 0) {
5            // Rotate forward
6            uint16_t temp = palette[end];
7            for (int i = end; i > start; i--) {
8                palette[i] = palette[i-1];
9            }
10           palette[start] = temp;
11        } else {
12            // Rotate backward
13            uint16_t temp = palette[start];
14            for (int i = start; i < end; i++) {
15                palette[i] = palette[i+1];
16            }

```

```

17     palette[end] = temp;
18 }
19 }
20
21 // Example: Animated water using palette cycling
22 void animate_water(void) {
23     // Set up blue gradient in palette entries 16-31
24     for (int i = 0; i < 16; i++) {
25         uint8_t blue_level = i;
26         set_palette_entry(16 + i, 0, i/2, blue_level);
27     }
28
29     // Draw water area using colors 16-31
30     fill_rect(0, 150, 320, 50, 20, get_draw_buffer());
31
32     // Animate by rotating palette
33     while (1) {
34         rotate_palette_range(16, 31, 1);
35         delay_ms(50); // Animation speed
36     }
37 }

```

Listing 8.4: Water Effect Using Palette Rotation

8.3.3 Grayscale Conversion

```

1 void palette_to_grayscale(void) {
2     volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
3
4     for (int i = 0; i < 256; i++) {
5         uint16_t rgb = palette[i];
6         uint8_t r = (rgb >> 8) & 0x0F;
7         uint8_t g = (rgb >> 4) & 0x0F;
8         uint8_t b = rgb & 0x0F;
9
10        // Convert to grayscale using luminance formula
11        // Gray = 0.299*R + 0.587*G + 0.114*B
12        uint8_t gray = (3*r + 6*g + 1*b) / 10;
13
14        palette[i] = (gray << 8) | (gray << 4) | gray;
15    }
16 }

```

Listing 8.5: Convert Palette to Grayscale

8.4 Common Palette Schemes

8.4.1 Web-Safe Colors (216 colors)

```

1 void generate_websafe_palette(void) {
2     int index = 0;

```

```
3
4 // 6x6x6 color cube
5 for (int r = 0; r < 6; r++) {
6     for (int g = 0; g < 6; g++) {
7         for (int b = 0; b < 6; b++) {
8             // Map 0-5 to 0-15 (4-bit)
9             uint8_t red = (r * 15) / 5;
10            uint8_t green = (g * 15) / 5;
11            uint8_t blue = (b * 15) / 5;
12
13            set_palette_entry(index++, red, green, blue);
14
15            if (index >= 256) return;
16        }
17    }
18 }
19 }
```

Listing 8.6: Generate Web-Safe Palette

Chapter 9

Double-Buffering

9.1 Concept

Double-buffering eliminates screen tearing by maintaining two framebuffers:

1. **Display Buffer:** Currently visible on screen
2. **Draw Buffer:** Being updated by the CPU

When drawing is complete, the buffers are swapped instantly, making the newly drawn frame visible without tearing or flicker, as shown in Figure 9.1.

9.1.1 Visual Explanation

9.2 Implementation

9.2.1 Basic Double-Buffer Manager

```
1 typedef struct {
2     uint8_t front_buffer; // Currently displayed
3     uint8_t back_buffer;  // Currently being drawn
4 } DoubleBuffer;
5
6 DoubleBuffer db = {0, 1};
7
8 void db_swap(void) {
9     // Swap the buffers
10    uint8_t temp = db.front_buffer;
11    db.front_buffer = db.back_buffer;
12    db.back_buffer = temp;
13
14    // Update hardware to display new front buffer
15    *(volatile uint32_t*)DISP_BUF_REG = db.front_buffer;
16 }
17
18 uint8_t db_get_back_buffer(void) {
19     return db.back_buffer;
20 }
```




Figure 9.1: Double-Buffering Concept

```

21
22 uint8_t db_get_front_buffer(void) {
23     return db.front_buffer;
24 }

```

Listing 9.1: Double-Buffer Management

9.2.2 With V-Sync Synchronization

Important: The Display Buffer Register changes take effect *immediately* on the next pixel. Switching buffers mid-frame will cause visible screen tearing. To achieve tear-free animation, you *must* swap buffers during the vertical blanking interval using the VSYNC interrupt:

```

1  #define VGA_BASE          0x48000000
2  #define VGA_IRQ_ENABLE_REG (VGA_BASE + 0x40208) // VSIEN at bit 0
3  #define VGA_IRQ_CLEAR_REG  (VGA_BASE + 0x4020C) // VSIA at bit 0 (R/W1C
4  )
5  #define DISP_BUF_REG      (VGA_BASE + 0x40204)
6
7  volatile uint8_t next_buffer = 0;
8  volatile uint8_t swap_pending = 0;
9
10 // Enable VSYNC interrupt
11 void init_vsync(void) {
12     *(volatile uint32_t*)VGA_IRQ_ENABLE_REG = 0x01; // Set VSIEN
13 }
14
15 // VSYNC interrupt handler - swaps happen here (during vertical blanking)
16 void vga_irq_handler(void) {
17     // Check VSIA in the Clear/Status register
18     if (*(volatile uint32_t*)VGA_IRQ_CLEAR_REG & 0x01) {
19         // We're in vertical blanking - safe to swap now!
20         if (swap_pending) {
21             *(volatile uint32_t*)DISP_BUF_REG = next_buffer;
22             swap_pending = 0;
23         }
24
25         // Acknowledge interrupt (W1C: write 1 to bit 0)
26         *(volatile uint32_t*)VGA_IRQ_CLEAR_REG = 0x01;
27     }
28 }
29
30 // Request a buffer swap (will happen on next VSYNC)
31 void db_swap_request(void) {
32     next_buffer = 1 - next_buffer; // Toggle buffer
33     swap_pending = 1;              // Mark swap as pending
34     // Actual swap happens in interrupt handler during vertical blanking
35 }
36
37 // Main animation loop
38 void animation_loop(void) {
39     init_vsync();
40     while (1) {

```

```

41     // Draw to off-screen buffer
42     draw_frame(1 - next_buffer);
43
44     // Request buffer swap (happens on next VSYNC automatically)
45     db_swap_request();
46
47     // Continue - swap will happen in interrupt handler
48 }
49 }

```

Listing 9.2: V-Sync Synchronized Buffer Swap Using Interrupt

Why This Works:

- The VSYNC interrupt fires during vertical blanking (when no pixels are being drawn)
- Swapping buffers during this time ensures the entire frame uses one consistent buffer
- No tearing occurs because the display never switches buffers mid-frame
- The interrupt-driven approach is more efficient than polling

What Happens Without VSYNC Synchronization:

- If you write to the Display Buffer Register at any time, the change is *immediate*
- The very next pixel displayed will come from the new buffer
- This creates a visible horizontal "tear line" where the buffer changed mid-frame
- Always use the interrupt handler approach shown above for tear-free graphics

9.2.3 Game Loop with Double-Buffering

```

1  typedef struct {
2      float x, y;
3      float dx, dy;
4  } GameObject;
5
6  void game_loop(void) {
7      GameObject player = {160, 100, 0, 0};
8      GameObject enemies[10];
9
10     // Initialize
11     vga_init();
12     init_game_objects(enemies, 10);
13
14     while (!game_over) {
15         uint8_t buffer = db_get_back_buffer();
16
17         // 1. Process input
18         process_input(&player);
19
20         // 2. Update game state
21         update_player(&player);
22         update_enemies(enemies, 10);
23         check_collisions(&player, enemies, 10);
24
25         // 3. Render to back buffer
26         clear_screen(buffer);
27         draw_player(&player, buffer);
28         draw_enemies(enemies, 10, buffer);

```

```

29     draw_ui(buffer);
30
31     // 4. Swap buffers (makes new frame visible)
32     db_swap_vsync();
33 }
34 }

```

Listing 9.3: Typical Game Loop

9.3 Advanced Double-Buffering Techniques

9.3.1 Partial Updates

For static backgrounds, you can avoid redrawing the entire screen:

```

1  typedef struct {
2      int x, y, w, h;
3  } DirtyRect;
4
5  #define MAX_DIRTY_RECTS 32
6
7  typedef struct {
8      DirtyRect rects[MAX_DIRTY_RECTS];
9      int count;
10 } DirtyRegions;
11
12 DirtyRegions dirty = {0};
13
14 void mark_dirty(int x, int y, int w, int h) {
15     if (dirty.count < MAX_DIRTY_RECTS) {
16         dirty.rects[dirty.count].x = x;
17         dirty.rects[dirty.count].y = y;
18         dirty.rects[dirty.count].w = w;
19         dirty.rects[dirty.count].h = h;
20         dirty.count++;
21     }
22 }
23
24 void update_dirty_regions(uint8_t src_buffer, uint8_t dst_buffer) {
25     volatile uint8_t *src_fb = (src_buffer == 0) ?
26         (volatile uint8_t*)FB_BUFFER_0 :
27         (volatile uint8_t*)FB_BUFFER_1;
28     volatile uint8_t *dst_fb = (dst_buffer == 0) ?
29         (volatile uint8_t*)FB_BUFFER_0 :
30         (volatile uint8_t*)FB_BUFFER_1;
31
32     for (int i = 0; i < dirty.count; i++) {
33         DirtyRect *r = &dirty.rects[i];
34
35         for (int y = r->y; y < r->y + r->h; y++) {
36             memcpy((void*)&dst_fb[y * 320 + r->x],
37                 (const void*)&src_fb[y * 320 + r->x],
38                 r->w);

```

```

39     }
40 }
41
42     dirty.count = 0;
43 }

```

Listing 9.4: Partial Screen Updates

9.3.2 Triple Buffering (Using External RAM)

If you have external SDRAM, you can implement triple buffering:

```

1  // Three buffers:
2  // - Buffer 0: Internal BRAM (currently displayed)
3  // - Buffer 1: Internal BRAM (ready to display)
4  // - Buffer 2: External SDRAM (being drawn)
5
6  typedef struct {
7      uint8_t display_buffer;    // Currently on screen
8      uint8_t ready_buffer;     // Ready to display
9      uint8_t draw_buffer;      // Being drawn (in SDRAM)
10 } TripleBuffer;
11
12 TripleBuffer tb = {0, 1, 2};
13
14 void tb_swap(void) {
15     // Move ready buffer to display
16     tb.display_buffer = tb.ready_buffer;
17     *(volatile uint32_t*)DISP_BUF_REG = tb.display_buffer;
18
19     // Copy finished frame from SDRAM to ready buffer
20     memcpy((void*)get_buffer_address(tb.ready_buffer),
21           (void*)SDRAM_BUFFER_2,
22           64000);
23
24     // Rotate buffers
25     uint8_t temp = tb.draw_buffer;
26     tb.draw_buffer = tb.ready_buffer;
27     tb.ready_buffer = temp;
28 }

```

Listing 9.5: Triple Buffering Concept

Chapter 10

Hardware Integration

10.1 Connecting to a MicroBlaze Processor

10.1.1 Block Design Creation

1. In Vivado, create a new Block Design
2. Add MicroBlaze processor IP
3. Run Block Automation (accept defaults)
4. Add VGA Controller:
 - Right-click in canvas, then Add Module
 - Select `vga_controller_top`
5. Add Clocking Wizard for 25.175 MHz pixel clock
6. Connect signals:
 - Connect MicroBlaze M_AXI to VGA S_AXI
 - Connect system clock to VGA `axi_clk`
 - Connect pixel clock to VGA `pixel_clk`
 - Connect reset to VGA `resetn`
 - Make VGA output signals external
7. Run Connection Automation
8. Assign Address (e.g., 0x48000000, 1 MB range)
9. Validate Design
10. Create HDL Wrapper

10.1.2 Software Project Setup

```
1 // vga.h
2 #ifndef VGA_H
3 #define VGA_H
4
5 #include <stdint.h>
6
7 // Base address from Vivado address editor
8 #define VGA_BASE          0x48000000
9
10 // Derived addresses
11 #define FB_BASE            (VGA_BASE + 0x00000)
12 #define FB_BUFFER_0        (FB_BASE + 0x00000) // 320x200 buffer 0
13 #define FB_BUFFER_1        (FB_BASE + 0x20000) // 320x200 buffer 1 (128
    KB boundary)
14 #define PALETTE_BASE       (VGA_BASE + 0x40000)
15 #define CTRL_REG           (VGA_BASE + 0x40200)
16 #define DISP_BUF_REG       (VGA_BASE + 0x40204)
17 #define VGA_IRQ_ENABLE_REG (VGA_BASE + 0x40208) // VSIEN at bit 0
18 #define VGA_IRQ_CLEAR_REG  (VGA_BASE + 0x4020C) // VSIA  at bit 0 (R/W1C
    )
```

```

19
20 // Function prototypes
21 void vga_init(void);
22 void set_mode_320x200(void);
23 void set_mode_640x400(void);
24 void plot_pixel(int x, int y, uint8_t color, uint8_t buffer);
25 void set_palette_entry(uint8_t index, uint8_t r, uint8_t g, uint8_t b);
26
27 #endif // VGA_H

```

Listing 10.1: MicroBlaze Software Header

10.2 Standalone Configuration (No CPU)

For testing or simple applications, you can use the VGA controller without a processor:

10.2.1 Test Pattern Generator

```

1  -- test_pattern_gen.vhdl
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5
6  entity test_pattern_gen is
7      Port (
8          clk          : in  std_logic;
9          reset        : in  std_logic;
10         fb_we         : out std_logic;
11         fb_addr       : out std_logic_vector(18 downto 0);
12         fb_din        : out std_logic_vector(7  downto 0);
13         done          : out std_logic
14     );
15 end test_pattern_gen;
16
17 architecture Behavioral of test_pattern_gen is
18     signal addr_counter : unsigned(18 downto 0) := (others => '0');
19     signal pattern_done : std_logic := '0';
20 begin
21     process(clk)
22     begin
23         if rising_edge(clk) then
24             if reset = '1' then
25                 addr_counter <= (others => '0');
26                 pattern_done <= '0';
27             elsif pattern_done = '0' then
28                 -- Write test pattern (color bars)
29                 fb_we <= '1';
30                 fb_addr <= std_logic_vector(addr_counter);
31
32                 -- Generate horizontal color bars
33                 if addr_counter(9 downto 7) = "000" then
34                     fb_din <= x"0F"; -- Blue

```

```

35         elsif addr_counter(9 downto 7) = "001" then
36             fb_din <= x"0A";  -- Green
37         elsif addr_counter(9 downto 7) = "010" then
38             fb_din <= x"0C";  -- Red
39         else
40             fb_din <= x"0E";  -- Yellow
41         end if;
42
43         -- Increment address
44         if addr_counter = 63999 then  -- 320x200
45             pattern_done <= '1';
46         else
47             addr_counter <= addr_counter + 1;
48         end if;
49     else
50         fb_we <= '0';
51     end if;
52 end if;
53 end process;
54
55 done <= pattern_done;
56 end Behavioral;

```

Listing 10.2: Simple Test Pattern Generator

10.3 Using with RISC-V Soft Core

The VGA controller can also be integrated with RISC-V processors like VexRiscv:

1. Add VexRiscv IP to your design
2. Configure VexRiscv with AXI4 master interface
3. Connect VGA controller to AXI interconnect
4. Compile RISC-V software using `riscv-gnu-toolchain`
5. Use the same C API as shown in this manual

10.4 Connecting to Zynq PS

For Zynq-7000 or Zynq UltraScale+ devices:

1. Add Zynq Processing System IP
2. Enable an AXI-GP port (e.g., M_AXI_GP0)
3. Add VGA controller to PL
4. Connect via AXI interconnect
5. Configure address map in PS
6. Access from Linux userspace using `/dev/mem` or `UIO`

```

1 #include <stdio.h>
2 #include <stdlib.h>
3 #include <fcntl.h>
4 #include <sys/mman.h>
5 #include <unistd.h>
6
7 #define VGA_BASE_PHYS 0x48000000

```

```
8 #define VGA_SIZE      0x00100000  // 1 MB
9
10 int main() {
11     int fd = open("/dev/mem", O_RDWR | O_SYNC);
12     if (fd < 0) {
13         perror("open");
14         return 1;
15     }
16
17     // Map VGA controller into process memory
18     void *vga_base = mmap(NULL, VGA_SIZE,
19                           PROT_READ | PROT_WRITE,
20                           MAP_SHARED, fd, VGA_BASE_PHYS);
21
22     if (vga_base == MAP_FAILED) {
23         perror("mmap");
24         close(fd);
25         return 1;
26     }
27
28     // Now access as usual
29     volatile uint8_t *fb = (volatile uint8_t*)vga_base;
30     volatile uint32_t *ctrl = (volatile uint32_t*)(vga_base + 0x40200);
31
32     // Set 320x200 mode
33     *ctrl = 0x00000001;
34
35     // Draw test pattern
36     for (int i = 0; i < 64000; i++) {
37         fb[i] = i % 256;
38     }
39
40     // Cleanup
41     munmap(vga_base, VGA_SIZE);
42     close(fd);
43
44     return 0;
45 }
```

Listing 10.3: Linux Userspace Access

Chapter 11

Troubleshooting

11.1 No Display / Monitor Shows "No Signal"

11.1.1 Possible Causes and Solutions

1. **Pixel clock not running**
 - Verify clocking wizard is properly configured
 - Check that `locked` output of clock wizard is high
 - Verify 25.175 MHz output frequency
 - Check clock routing in design
2. **Reset stuck active**
 - Verify reset is connected correctly (active-low)
 - Check button/switch state
 - Add ILA to verify reset signal
3. **Incorrect pin assignments**
 - Verify XDC constraints match your board
 - Check VGA connector pinout
 - Ensure all VGA signals are assigned
4. **Monitor incompatibility**
 - Verify monitor supports 640×400 @ 70 Hz
 - Try a different monitor
 - Check VGA cable

11.1.2 Debug Steps

```
1 // In Vivado TCL console:
2 create_debug_core u_ila_0 ila
3 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
4 set_property C_TRIGG_OUT_WIDTH_FROM_CHIP 1 [get_debug_cores u_ila_0]
5 set_property port_width 1 [get_debug_ports u_ila_0/probe0]
6 connect_debug_port u_ila_0/probe0 [get_nets pixel_clk]
7 connect_debug_port u_ila_0/clk [get_nets pixel_clk]
```

Listing 11.1: Insert ILA for Clock Debugging

11.2 Display Shows Noise/Random Pixels

This is actually a good sign! It means:

- VGA timing is working correctly
- Monitor is syncing to the signal
- Framebuffer contains random/uninitialized data

Solution: Initialize the framebuffer from software (see Chapter 6).

11.3 Colors Are Wrong

11.3.1 Symptoms and Fixes

1. **All colors are wrong**
 - Check palette initialization
 - Verify RGB bit assignments in XDC
 - Ensure palette reads are working
2. **Only one color channel works**
 - Check pin assignments for R/G/B signals
 - Verify output signals in simulation
 - Check for stuck-at faults on outputs
3. **Colors change unexpectedly**
 - Check for palette overwrites
 - Verify memory protection if using MMU
 - Look for buffer overruns

11.3.2 Test Palette

```

1 void test_primary_colors(void) {
2     volatile uint32_t *palette = (volatile uint32_t*)PALETTE_BASE;
3
4     // Set test colors
5     palette[0] = 0x000;    // Black
6     palette[1] = 0xF00;    // Pure red
7     palette[2] = 0x0F0;    // Pure green
8     palette[3] = 0x00F;    // Pure blue
9     palette[4] = 0xFF;     // White
10
11    // Draw color bars
12    uint8_t buffer = 0;
13    for (int y = 0; y < 200; y++) {
14        for (int x = 0; x < 320; x++) {
15            uint8_t color = (x / 64) % 5;
16            plot_pixel_320(x, y, color, buffer);
17        }
18    }
19 }

```

Listing 11.2: Test Basic Colors

11.4 Screen Tearing in 640×400 Mode

Screen tearing is expected in 640×400 mode since double-buffering is not supported.

11.4.1 Mitigation Strategies

1. **Update during V-blank**
 - Draw only during vertical blanking period
 - Requires fast drawing routines

2. **Partial updates**
 - Only redraw changed areas
 - Minimize update time
3. **Use 320×200 mode**
 - Switch to 320×200 for full double-buffering
 - Trade resolution for smoothness
4. **External memory**
 - Implement triple buffering using SDRAM
 - More complex but eliminates tearing

11.5 Poor Performance

11.5.1 Slow Drawing Speed

1. **Use optimized functions**
 - Use `memset` for fills instead of pixel-by-pixel
 - Use `memcpy` for block copies
 - Enable compiler optimizations (-O2 or -O3)
2. **Reduce overdraw**
 - Don't draw hidden objects
 - Use dirty rectangle tracking
 - Implement z-ordering
3. **Cache frequently used data**
 - Cache sprite data in fast memory
 - Precompute lookup tables
 - Use local variables instead of volatile pointers in loops

11.5.2 AXI Bus Bottleneck

If drawing is still slow:

1. Increase AXI clock frequency (if possible)
2. Use burst writes when supported
3. Enable write-through cache on processor
4. Consider DMA for large transfers

11.6 Build Errors in Vivado

11.6.1 Common Synthesis Errors

1. **Package 'vga_timing_pkg' not found**
 - Ensure compilation order is correct
 - Package must be compiled before entities that use it
 - Check that all .vhd files are added to project
2. **Block RAM inference failed**
 - Check `ram_style` attributes
 - Verify BRAM code matches Xilinx templates
 - Review synthesis warnings
3. **Timing violations**

- Check clock constraints are applied
- Verify clock periods are correct
- Add pipeline stages if needed
- Use timing analysis to find critical paths

11.7 Getting Help

If problems persist:

1. Review synthesis and implementation reports
2. Check Vivado messages and warnings
3. Use Integrated Logic Analyzer (ILA) to debug
4. Simulate the design in behavioral simulation
5. Post to FPGA forums with detailed information:
 - FPGA board model
 - Vivado version
 - Monitor specifications
 - Error messages
 - Steps to reproduce

Chapter 12

Technical Specifications

This chapter provides detailed technical specifications for the VGA controller, including electrical characteristics (Table 12.1), timing parameters (Table 12.2), and interface specifications (Tables 12.3, 12.4, and 12.5).

12.1 Electrical Specifications

12.1.1 VGA Output Levels

Note: Most VGA monitors expect 0.7V analog signals, but will work with 3.3V digital signals through a simple resistor DAC on the board.

12.1.2 Timing Specifications

12.1.3 Sync Polarity

- H-SYNC: Negative (active low)
- V-SYNC: Positive (active high)

12.2 Memory Specifications

12.2.1 Framebuffer

12.2.2 Palette

12.3 AXI Interface Specifications

12.4 Performance

12.4.1 Throughput

12.4.2 Latency

- AXI write to framebuffer: 1–2 AXI clock cycles
- AXI read from framebuffer: 2–3 AXI clock cycles
- Buffer swap: Instant (next pixel)

Table 12.1: VGA Signal Specifications

Signal	Logic High	Logic Low
H-SYNC	3.3V (LVCMOS33)	0V
V-SYNC	3.3V (LVCMOS33)	0V
R/G/B[3:0]	3.3V (LVCMOS33)	0V

Table 12.2: 640×400 @ 70 Hz Timing

Parameter	Value	Unit
<i>Horizontal</i>		
Active pixels	640	pixels
Front porch	16	pixels
Sync pulse	96	pixels
Back porch	48	pixels
Total	800	pixels
Line time	31.778	μ s
<i>Vertical</i>		
Active lines	400	lines
Front porch	12	lines
Sync pulse	2	lines
Back porch	35	lines
Total	449	lines
Frame time	14.268	ms
<i>Clocks</i>		
Pixel clock	25.175	MHz
Refresh rate	70.09	Hz

Table 12.3: Framebuffer Specifications

Parameter	Value
Total size	256 KB
Organization	Byte-addressable
Data width	8 bits per pixel
AXI write modes	Byte, halfword, or word (1-4 bytes)
Access	Dual-port (CPU + VGA)
Technology	FPGA Block RAM
BRAM read latency	1 clock cycle
BRAM write latency	1 clock cycle
AXI transaction	2 cycles (read/single-byte write), 3-5 cycles (multi-byte write)

Table 12.4: Palette Specifications

Parameter	Value
Entries	256
Entry width	12 bits (4R:4G:4B)
Storage width	16 bits (word-aligned)
Access	Dual-port (CPU + VGA)
Technology	FPGA Block RAM

Table 12.5: AXI4-Lite Interface Specifications

Parameter	Value
Protocol	AXI4-Lite
Address width	20 bits (1 MB)
Data width	32 bits
Supported operations	Read, Write
Burst support	No (single-beat only)
Byte enables	Yes (for partial writes)
Response	Always OKAY
Clock frequency	50–200 MHz (typical)

Table 12.6: Memory Bandwidth

Operation	Mode	Bandwidth
Display read	320×200 @ 70 Hz	4.48 MB/s
Display read	640×400 @ 70 Hz	17.92 MB/s
CPU write	@ 100 MHz AXI	Up to 400 MB/s

- Mode change: Instant (next pixel)

12.5 Resource Requirements

12.5.1 Minimum FPGA Requirements

- FPGA Family: Xilinx 7-Series or newer
- Block RAM: 64 RAMB36 (or 128 RAMB18)
- LUTs: 1,500 (including 96 LUTRAMs)
- Flip-Flops: 255
- MMCMs/PLLs: 1
- I/O pins: 14 (12 RGB + 2 sync)

12.5.2 Tested Platforms

- Digilent Nexys A7-100T (Artix-7)
- Digilent Arty A7-100T (Artix-7)
- Zynq-7000 devices (tested on Zybo Z7)

Chapter 13

Examples and Tutorials

13.1 Example 1: Hello World

```
1 // Simple bitmap font (8x8 characters)
2 const uint8_t font_8x8[128][8] = {
3     // ... font data ...
4     // 'H' = ASCII 72
5     [72] = {0x66, 0x66, 0x66, 0x7E, 0x66, 0x66, 0x66, 0x00},
6     // 'E' = ASCII 69
7     [69] = {0x7E, 0x60, 0x60, 0x7C, 0x60, 0x60, 0x7E, 0x00},
8     // ... etc
9 };
10
11 void draw_char(int x, int y, char c, uint8_t color, uint8_t buffer) {
12     for (int row = 0; row < 8; row++) {
13         uint8_t bitmap = font_8x8[(int)c][row];
14         for (int col = 0; col < 8; col++) {
15             if (bitmap & (1 << (7 - col))) {
16                 plot_pixel_320(x + col, y + row, color, buffer);
17             }
18         }
19     }
20 }
21
22 void draw_string(int x, int y, const char *str,
23                 uint8_t color, uint8_t buffer) {
24     int pos = 0;
25     while (*str) {
26         draw_char(x + pos * 8, y, *str, color, buffer);
27         str++;
28         pos++;
29     }
30 }
31
32 int main(void) {
33     vga_init();
34
35     // Draw "Hello World!"
36     draw_string(100, 96, "Hello World!", 15, 0);
37
38     while(1);
39 }
```

Listing 13.1: Simple Text Display (8×8 Font)

13.2 Example 2: Bouncing Ball

See Chapter 6, Section 6 for complete bouncing ball example.

13.3 Example 3: Starfield Effect

```
1 #include <stdlib.h>
2
3 typedef struct {
4     float x, y;
5     float speed;
6     uint8_t brightness;
7 } Star;
8
9 #define NUM_STARS 100
10
11 Star stars[NUM_STARS];
12
13 void init_stars(void) {
14     for (int i = 0; i < NUM_STARS; i++) {
15         stars[i].x = rand() % 320;
16         stars[i].y = rand() % 200;
17         stars[i].speed = 0.5 + (rand() % 30) / 10.0;
18         stars[i].brightness = 8 + (rand() % 8);
19     }
20 }
21
22 void update_stars(void) {
23     for (int i = 0; i < NUM_STARS; i++) {
24         stars[i].y += stars[i].speed;
25
26         // Wrap around
27         if (stars[i].y >= 200) {
28             stars[i].y = 0;
29             stars[i].x = rand() % 320;
30         }
31     }
32 }
33
34 void draw_stars(uint8_t buffer) {
35     for (int i = 0; i < NUM_STARS; i++) {
36         int x = (int)stars[i].x;
37         int y = (int)stars[i].y;
38
39         plot_pixel_320(x, y, stars[i].brightness, buffer);
40     }
41 }
42
43 void starfield_demo(void) {
44     vga_init();
45
46     // Setup grayscale palette
```

```

47     for (int i = 0; i < 16; i++) {
48         set_palette_entry(i, i, i, i);
49     }
50
51     init_stars();
52
53     while (1) {
54         uint8_t buffer = db_get_back_buffer();
55
56         // Clear screen
57         fast_fill_rect(0, 0, 320, 200, 0, buffer);
58
59         // Update and draw
60         update_stars();
61         draw_stars(buffer);
62
63         // Swap
64         db_swap();
65         delay_ms(16); // ~60 FPS
66     }
67 }

```

Listing 13.2: Scrolling Starfield

13.4 Example 4: Plasma Effect

```

1  #include <math.h>
2
3  void generate_plasma_palette(void) {
4      for (int i = 0; i < 256; i++) {
5          // Rainbow palette
6          float t = i / 256.0;
7          uint8_t r = (uint8_t)(7.5 + 7.5 * sin(2 * M_PI * t));
8          uint8_t g = (uint8_t)(7.5 + 7.5 * sin(2 * M_PI * t + 2));
9          uint8_t b = (uint8_t)(7.5 + 7.5 * sin(2 * M_PI * t + 4));
10         set_palette_entry(i, r, g, b);
11     }
12 }
13
14 void draw_plasma(float time, uint8_t buffer) {
15     for (int y = 0; y < 200; y++) {
16         for (int x = 0; x < 320; x++) {
17             // Plasma formula
18             float value = 0;
19             value += sin(x / 16.0);
20             value += sin(y / 8.0);
21             value += sin((x + y) / 16.0);
22             value += sin(sqrt(x*x + y*y) / 8.0);
23             value += 4; // Shift to positive
24             value += time;
25
26             // Map to color

```

```

27         uint8_t color = (uint8_t)(value * 32) % 256;
28         plot_pixel_320(x, y, color, buffer);
29     }
30 }
31 }
32
33 void plasma_demo(void) {
34     vga_init();
35     generate_plasma_palette();
36
37     float time = 0;
38
39     while (1) {
40         uint8_t buffer = db_get_back_buffer();
41
42         draw_plasma(time, buffer);
43
44         db_swap();
45
46         time += 0.1;
47     }
48 }

```

Listing 13.3: Animated Plasma Effect

13.5 Example 5: Tile Map

```

1  #define TILE_WIDTH  16
2  #define TILE_HEIGHT 16
3  #define MAP_WIDTH   20
4  #define MAP_HEIGHT  12
5
6  // Tile graphics (16x16 pixels each)
7  const uint8_t tiles[4][256] = {
8      // Tile 0: Grass
9      { /* 256 bytes of pixel data */ },
10     // Tile 1: Stone
11     { /* 256 bytes of pixel data */ },
12     // Tile 2: Water
13     { /* 256 bytes of pixel data */ },
14     // Tile 3: Tree
15     { /* 256 bytes of pixel data */ },
16 };
17
18 // Map data (which tile at each position)
19 const uint8_t map[MAP_HEIGHT][MAP_WIDTH] = {
20     {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
21     {0,1,1,1,1,0,0,0,0,0,0,0,0,0,1,1,1,1,0,0},
22     {0,1,2,2,1,0,0,3,0,0,0,0,0,3,0,1,2,2,1,0,0},
23     // ... more rows ...
24 };
25

```

```
26 void draw_tile(int tile_x, int tile_y, uint8_t tile_id, uint8_t buffer) {
27     int screen_x = tile_x * TILE_WIDTH;
28     int screen_y = tile_y * TILE_HEIGHT;
29
30     for (int y = 0; y < TILE_HEIGHT; y++) {
31         for (int x = 0; x < TILE_WIDTH; x++) {
32             uint8_t pixel = tiles[tile_id][y * TILE_WIDTH + x];
33             plot_pixel_320(screen_x + x, screen_y + y, pixel, buffer);
34         }
35     }
36 }
37
38 void draw_map(uint8_t buffer) {
39     for (int ty = 0; ty < MAP_HEIGHT; ty++) {
40         for (int tx = 0; tx < MAP_WIDTH; tx++) {
41             uint8_t tile_id = map[ty][tx];
42             draw_tile(tx, ty, tile_id, buffer);
43         }
44     }
45 }
```

Listing 13.4: Tile-Based Background

Chapter 14

Appendix

14.1 Register Summary

Table 14.1: Complete Register Reference

Register	Address	Description
Framebuffer	0x00000-0x3FFFF	Pixel data (8-bit indexed)
Buffer 0	0x00000-0x0FFFF	First 320×200 buffer
(gap)	0x0FA00-0x1FFFF	Unused (67,072 bytes)
Buffer 1	0x20000-0x2FFFF	Second 320×200 buffer
(gap)	0x2FA00-0x3FFFF	Unused (67,072 bytes)
Palette	0x40000-0x40255	256 × 16-bit RGB values
Control	0x40200	Bit 0: MODE (0=640×400, 1=320×200)
Display Buffer	0x40204	Bit 0: BUF (buffer select)
IRQ Enable	0x40208	Bit 0: VSIEN (interrupt enable)
IRQ Clear/Status	0x4020C	Bit 0: VSIA (R/W1C, interrupt pending)

14.2 Color Reference

14.2.1 Standard 16-Color Palette Values

Table 14.2: Standard VGA Colors

Index	Name	Hex	R	G	B
0	Black	0x000	0	0	0
1	Blue	0x00A	0	0	10
2	Green	0x0A0	0	10	0
3	Cyan	0x0AA	0	10	10
4	Red	0xA00	10	0	0
5	Magenta	0xA0A	10	0	10
6	Brown	0xA50	10	5	0
7	Light Gray	0xAAA	10	10	10
8	Dark Gray	0x555	5	5	5
9	Bright Blue	0x00F	0	0	15
10	Bright Green	0x0F0	0	15	0
11	Bright Cyan	0x0FF	0	15	15
12	Bright Red	0xF00	15	0	0
13	Bright Magenta	0xF0F	15	0	15

Standard VGA Colors – continued

Index	Name	Hex	R	G	B
14	Yellow	0xFF0	15	15	0
15	White	0xFFF	15	15	15

14.3 Timing Diagrams

14.3.1 Horizontal Timing (640×400 @ 70 Hz)

The horizontal timing waveform is shown in Figure 14.1.

14.3.2 Vertical Timing

The vertical timing waveform is shown in Figure 14.2.

14.4 File Manifest

Table 14.3: VGA Controller File List

File	Purpose
<code>vga_timing_pkg.vhdl</code>	Timing constants and type definitions
<code>vga_timing_gen.vhdl</code>	VGA sync, blanking, and address generation
<code>framebuffer_bram.vhdl</code>	Dual-port framebuffer BRAM (256 KB)
<code>palette_bram.vhdl</code>	Dual-port palette RAM (256×12-bit)
<code>axi_slave.vhdl</code>	AXI4-Lite slave with burst and RMW support
<code>register_bank.vhdl</code>	Control, buffer, and IRQ registers
<code>interrupt_controller.vhdl</code>	Edge-detect and W1C interrupt logic
<code>generic_register.vhdl</code>	Parameterised flip-flop register primitive
<code>vga_framebuffer.vhdl</code>	Framebuffer + palette + register wrapper
<code>vga_controller.vhdl</code>	Top-level integration
<code>vga_controller_tb_comprehensive.vhdl</code>	Comprehensive simulation testbench
<code>vga_controller.xdc</code>	Pin constraints (Nexys A7)
<code>create_project.tcl</code>	Vivado project creation script
<code>README.md</code>	Quick reference guide




Figure 14.1: Horizontal Timing Diagram (640×400 @ 70 Hz)




Figure 14.2: Vertical Timing Diagram (640×400 @ 70 Hz)

Table 14.4: Document Revision History

Version	Date	Changes
1.0	2026-02-13	Initial release
1.1	2026-02-20	Updated base address to 0x48000000; split Interrupt Control into separate IRQ Enable (0x40208) and IRQ Clear/Status (0x4020C) registers; corrected Buffer 1 start address to 0x20000 (128 KB boundary); corrected palette address range to 0x40000-0x401FF; updated file manifest

14.5 Glossary

AXI Advanced eXtensible Interface - ARM's standard for on-chip communication

BRAM Block RAM - Dedicated memory blocks in FPGAs

Double-Buffering Technique using two framebuffers to eliminate tearing

Frame Buffer Memory holding pixel data for display

H-SYNC Horizontal Synchronization pulse

Indexed Color Color system using palette lookups

Palette Lookup table mapping pixel indices to RGB colors

Pixel Clock Clock rate at which pixels are output (25.175 MHz)

Tearing Visual artifact from updating visible framebuffer

V-SYNC Vertical Synchronization pulse

VGA Video Graphics Array - Analog display standard

VHDL VHSIC Hardware Description Language

14.6 References

1. VESA Monitor Timing Specification
2. Xilinx 7-Series FPGA Documentation
3. AXI4-Lite Protocol Specification (ARM IHI 0022E)
4. VGA Signal Specification
5. Digilent Nexys A7 Reference Manual

14.7 Revision History