
ELEC 3300 Introduction to Embedded Systems

Topic 9

Serial Communication Prof. Tim Woo



Expected Outcomes

- On successful completion of this topic, you will be able to
 - Summarize the main points of parallel and serial communications
 - Build both hardware and software configurations of the serial communication
 - Describe different serial communication protocols.

Data Communication

Abstract idea of project

Programming Language

Communication Protocol

Overheads

Data format / representation

(Define the functionality of the system)

- CPU-device / CPU-memory interface usually consists of
 - Unidirectional address bus
 - Bidirectional data bus

(distance)

Read/write/Ready/Acknowledge control lines

Data rate

Physical connection (Pins assignment) Hardware devices Number of wires Communication protocol (Microcontroller, Peripherals) Memory CPU ystem Bus Coverage

I/O Devices

Data Communication

Communication protocol: Rules that govern data transmission and reception.

The protocol defines the rules, syntax, semantics and synchronization of communication and also possible error recovery methods.

Syntax defines how data is structured.

Semantics is the meaning of the information/data

Data rate: Communication speed (bits per second)

Example: GSM - 9.6 kbits/sec, WCDMA - 2 Mbps, 4G - 100 Mbps, 5G - 10 Gbps

Coverage: Bluetooth – 10 mtrs, Zigbee: 10-100 mtrs, WiFi: 50-100 mtrs (can be even less in the presence of obstacles or strong EMI)

Overhead: start bit, stop bit, parity bit (odd/even), packet size, error correction codes, etc.

ELEC 3300 : Fall 2022-23 Tim Woo 5

Basic information: Types of Communication Links

- Two common communication topologies (hardware configurations)
 - Point-to-point
 - Two end stations communicate as peers through a dedicated link.
 - Example: Telephone
 - **Multi-point**
 - One device is designated as master (primary) and another as slave (secondary) – communicate through shared link.
 - Example: video conference, distance learning (distributed networks).

Abstract idea of project (Define the functionality of the system)

Data format / representation


Programming Language

Communication Protocol


Physical connection (Pins assignment)

6

Hardware devices (Microcontroller, Peripherals)



Basic information: Data Communication



Parallel communication

n protocols:

a time over a single wire

r multiple wires

e (<20ft) because of parallel wires

Description

Abstract idea of project (Define the functionality of the system)


Data format / representation

Programming Language

Communication Protocol

Physical connection (Pins assignment)

Hardware devices (Microcontroller, Peripherals)



Serial communication: Computer Networks

ELEC 3300 : Fall 2022-23 Tim Woo 7

Basic information: Data Communication

- Communications between computer and monitor over serial line
 - data is converted from parallel (bytes) to serial (bits) in the bus interface
 - Bits are sent over wire (TX) to terminal (or back from terminal to computer)
 - Receiving end (RX) translates bit stream back into parallel data (bytes)

TX of Device#1 connected to RX of Device#2

RX of Device#1 connected to TX of Device#2

Device#1 Serial Link

Parallel
-to-Serial
converter

Serial-to
-Parallel
converter

Computer

Terminal

Description

Abstract idea of project (Define the functionality of the system)

Data format / representation

Programming Language

Communication Protocol

Physical connection (Pins assignment)

Hardware devices (Microcontroller, Peripherals)

Parallel comm: Motherboard, LCD, etc. Data needs to be converted to serial.




ELEC 3300 : Fall 2022-23 Tim Woo

8

Basic information: Types of Serial Communication


- There are 3 different serial communication protocols.
 - Full-duplex communication
 - One signal wire is for transmitting, the other for receiving
 - Transmit and Receive simultaneously.
 - Example: Telephone



- Half-duplex communication
 - One signal wire for both transmitting and receiving



- Example: Walkie Talkie
- Simplex communication
 - One signal wire for transmitting only
 - One-way communication
 - Examples: Radio/TV broadcasting, computer to printer, keyboard to computer.



TX

Basic information: Data Transfer Modes

- There are 3 different data transfer modes
 - Synchronous data transfer
 - Clock is used by both receiver and sender to sample data
 - Asynchronous data transfer
 - No clock signal in common for data transmissions.
 - The sender starts with extra bits called "start bits" or a "preamble" before sending the data. This allows the receiver to "synchronize with the signal."
 - Isochronous data transfer: Iso (same) chronous (time)
 - Ensures the data flows at a pre-set rate so that an application can handle it in a timed way.
 - Transmission at regular intervals with a fixed gap between the transmission of successive data items.
 - Necessary for multimedia communication (to ensure that data is delivered as fast as it is displayed, and to ensure that the audio is synchronized with the video).

Basic information: Data Transfer Modes

BIT RATE: Number of bits transmitted per second (bits/sec).

BAUD RATE: Number of symbols per second, i.e., number of times a signal state is changed. Also called Symbol Rate (symbols/sec)

A **Symbol** typically consists of a fixed number of bits based on what the symbol is defined as (example: voltage, frequency, phase).

When will BAUD RATE and BIT RATE are same? When symbol has only one bit.

If N = Number of bits per symbol, then how is Baud rate related to Bit rate?


$$Baud\ rate = \frac{Bit\ rate}{N}$$

Symbols/sec = (bits/sec) / (bits/symbol)

Total number of symbols = 2^N

Several types of Serial Communication Standards

- In the following, we will discuss
 - Universal synchronous asynchronous receiver transmitter (USART)
 - IEEE 1394
 - Universal Serial Bus (USB)
 - Inter Integrated Circuit (I²C) Bus
 - Serial Peripheral Interface (SPI) Bus
 - Zigbee
 - LoRA



- Features of USART standard:
 - Supports either Point-to-point or multipoint,

When to set these features?

Support Half-duplex or Full-duplex communications

During Initialization


- Support synchronous or asynchronous modes
- Provides variable baud (actually bit) rates
- Programmable data word length (8 or 9 bits) selected by programming the M bit in the USART_CR1 register.
- 9th bit is used in Master-Slave bus scheme. If 9th bit = 0 / 1, then the preceding 8 bits treated as data / address respectively.
- Configurable stop bits support for 1 or 2 stop bits*

* In STM32, you can configure the number of stop bits as 0.5, 1, 1.5 or 2

1.5 stop bits: The stop bit is transferred for 150% of the normal time used to transfer one bit.


ELEC 3300 : Fall 2022-23 Tim Woo 13

1.5 stop bit implies 1.5 times the duration of a bit.




1.5 stop bits: The stop bit is transferred for 150% of the normal time used to transfer one bit.

Word length and stop bits




Efficiency = number of information bits / number of bits in a packet

Figure 279. Configurable stop bits




Determine the Efficiency in each case.



Clock edge triggered data transmission – one bit per clock pulse

ELEC 3300 : Fall 2022-23 Tim Woo 16


The concepts: How is the information being transmitted in the serial communication?



Important signals that coordinate the completion of transmission of one byte and the start of transmission of next byte.

Interfacing Serial Data to the Microprocessor

 Processor has parallel buses for data (need to convert serial data to parallel and vice versa).



Control Register: Initiates / ends data communication.

Status Register: Status of Tx (Empty) and Rx (Full).

RTS: Request To Send

CTS: Clear To Send

Data Rate of USART in STM32

$$Tx/Rx Baud = \frac{f_{CK}}{16 \times USARTDIV}$$

USARTDIV is an unsigned fixed point number that is coded on the USART_BRR register.

Example:


$$2400 = \frac{36 \times 10^6}{16 \times \text{USARTDIV}}$$


$$\text{USARTDIV} = 937.5$$

Mantissa(USARTDIV) =
$$937 = 0x3A9$$

Fraction(USARTDIV) = $16 \times 0.5 = 8 = 0x8$
USARTDIV = $0x3A98$


Figure 287. USART example of synchronous transmission





CPOL: Clock Polarity (idle state level)

CPHA: Clock Phase



CPHA=1 → data sampled on the trailing edge of the clock.

CPHA=0 → data sampled on the leading edge of the clock.

Idle state: When no communication happens

#: STM32_Reference_Manual.pdf

Examples of USART

Task:

Serial Communication with USART




Initialization

```
Void Main{
   Initialization of the USART port
   USART InitStructure.USART BaudRate = 230400;
   USART InitStructure.USART WordLength = USART WordLength 8b;
   USART InitStructure.USART StopBits = USART StopBits 1;
   USART InitStructure.USART Parity = USART Parity Even;
   USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl None; External Switch to control.
   USART InitStructure.USART Mode = USART Mode Rx | USART Mode Tx;
                                                                            Full duplex.
   USART Init(USART1, &USART InitStructure); /* Configure USART1 */
                                                                                                  implementation
   USART Cmd(USART1, ENABLE); /* Enable the USART1 */
   USART Init(USARTz, &USART InitStructure); /* Configure USART2 */
 while(TxCounter < TxBufferSize)</pre>
   USART SendData(USARTy, TxBuffer[TxCounter++]); /* Send 1 byte USARTy to USARTz */
   while(USART_GetFlagStatus(USARTy, USART_FLAG_TXE) == RESET) { }; /* USARTy DR register is empty */
   while(USART_GetFlagStatus(USARTz, USART_FLAG_RXNE) == RESET) { }; /* USARRx DR register in not emptly */
   RxBuffer[RxCounter++] = (USART ReceiveData(USARTz) & 0x7F); /* Store the received byte in RxBuffer */
```

Receiver of USART: Detection of start bit

- As the transmitter and receiver are not synchronized, how does the receiver detect the start bit?
- For instance, the start bit may not be detected if we take sample at either t₀ or t₂.
- The solution to this problem is oversampling
 - Receiver takes samples over the line signal at a frequency higher than transmission rate
 - When a valid start bit is detected, the receiver employs a normal sampling rate
 - Receiver Clock Ratio N = Receiver Clock
 Frequency / Transmission Rate



sample at t₁

Asynchronous Receiver Circuitry

Multimedia Bandwidth Requirements

- Consumers Share Video, Audio, Images, and Data
- Faster and easier ways of sharing data is the ultimate goal

Serial comm: speed is 4.5Mbps only.

- High Quality Video (24-bit VGA at 30 frames/ second)
 - Data rate = (30 frames / second) (640 x 480 Pixels) (24-bit color / Pixel)
 ~= 221 Mbps → factor = 221Mbps / 4.5Mbps ~= 49
- Reduced Quality Video
 - Digital Data = (15 frames / second) (320 x 240 Pixels) (16-bit color / Pixel)
 ~= 18 Mbps → factor = 18Mbps / 4.5Mbps ~= 4
- High Quality Audio
 - Digital Data = (44,100 audio samples / sec) (16-bit audio samples) (2 audio channels for stereo) = 1.4 Mbps
- Reduced Quality Audio
 - Digital Data = (11,050 audio samples / sec) (8-bit audio samples) (1 audio channel for monaural) = 0.1 Mbps


Too much delay due to large amount of data – Solution?

ELEC 3300 : Fall 2022-23 Tim Woo

Data Compression (Lossy/Lossless)

In-class activities

For Android devices, search **HKUST iLearn** at Play Store.



For iOS devices, search **HKUST iLearn** at App Store.



Questions 1 - 3

Introduction to IEEE1394

(developed by Apple, Sony and Panasonic)

- High-speed serial communication bus Driving the convergence of computers, consumer equipment, and communications
- Convergence will happen when seamless, high-speed communication becomes readily available
 - The IEEE 1394 protocol appears to be a strong contender for the communications channel that will make this happen.





High Performance Serial Bus – IEEE1394: Two transmission methods

- Asynchronous transport
 - Features:
 - Guaranteed delivery
 - Reliability is more important than timing
 - No interrupt, check CRC then send ACK
 - Allow retry or re-send (if no ACK)
 - Packet size : 1 to 2048 byte(s)
- Isochronous transport : Iso (same) chronous (time)
 - Features:
 - Guaranteed bandwidth and latency (Necessary for multimedia applications)
 - Late data will be ignored
 - · No retry or re-send
 - Check CRC, but No ACK
 - Packet size : 1 to 4096 byte(s)
 - Isochronous Talker(s) have priority over Asynchronous Talker(s)

Note: CRC (Cyclic Redundant Check) is an error control coding algorithm.
Provide error detection and correction on data packets.

IEEE 1394 & Universal Serial Bus (USB)

- USB and 1394 are complementary buses, differing in their application focus
 - USB 2.0/3.0 is the preferred connection for most PC peripherals
 - 1394's primary target is audio/visual consumer electronic devices such as digital camcorders, digital VCRs, DVD players, and digital televisions




Universal Serial Bus: USB

- The USB was designed by the computer industry to replace the USART serial port technology.
- The USB was designed with the following goals:
 - allow many peripherals to be connected using a single standardized interface socket
 - Data-transfer rates at different versions
 - A low speed (USB 1.0) rate of 1.5 Mbit/s, Half duplex
 - The full speed (USB 1.1) rate of 12 Mbit/s, Half duplex
 - A high-speed (USB 2.0) rate of 480 Mbit/s, Half duplex
 - A SuperSpeed (USB 3.0) rate of 5.0 Gbit/s, Full duplex
 - Economical implementation
 - True "plug-n-play" device support
 - Bus-powered devices.

Universal Serial Bus: Isochronous transmission

- Isochrony: A device is guaranteed bandwidth on the bus.
 - If the device, such as a video camera, required a certain amount of "room" on the bus, then it asks the system to reserve an amount of isochronous bandwidth.
 - Case I: Reserved Device Bandwidth
 - If reserved bandwidth is available, then the host guarantees that it is *always* available for that device.
 - Case II: Non Reserved, First Come

If the reserved bandwidth is not available, then it is up to the device (or, rather, the software controlling the device) whether to accept the non-guaranteed bandwidth.




Universal Serial Bus: Protocol

- You cannot implement the USB driver without understanding its protocol.
- Communication between devices and hubs on the USB occur as a serial bit stream. A serial interface engine (SIE) is a piece of hardware that turns internal data flow into a serial bit stream.



Frame generation:



SOF = Start Of Frame, EOF = End Of Frame

Universal Serial Bus: Types of Packet Body

Token Packet

PID: Packet identifier Field ENDP: End-Point Number

Handshake Packet

(Isb) (msb)
Field PID
Bits 8

ENDP: Select endpoint hardware source/sink buffer on device. (E.g. PID OUT would be for sending data from host source buffer into the USB device sink buffer.

(Isb) (msb)
Field PID ADDR ENDP CRC5
Bits 8 7 7 4 5

Start-Of-Frame Packet

(Isb) (msb)

Field PID FrameNumber CRC5


Bits 8 11 5

Range: 000 to 7ff (hex)

Handshake packets report the status of a data transaction and can return values indicating the reception or rejection of data, halt conditions, or flow control.

ELEC 3300 : Fall 2022-23 Tim Woo

Cyclic Redundancy Check (CRC) Field Provide error detection and correction on the token and data packets.



Token packet starts all communications on the USB. It is issued by the host and contains the packet identifier (PID), device address (ADDR), and endpoint number (ENDP) to identify a consignee.

Universal Serial Bus: Important Packet Fields in Protocol

Packet Identifier Field (PID)

- Tells the device what to do with the packet.
- Format of PID : packet-type field (4 bits) and a check field (4 bits)
 - The check field is a one's complement of the PID field.
 - If a packet is received and the check field isn't correct, rest of the packet is ignored by the device.

-----Parity check bits-----

PID 0	PID 1	PID 2	PID 3	pcheck 0	pcheck 1	pcheck 2	pcheck 3
-------	-------	-------	-------	----------	----------	----------	----------

LSB MSB

Universal Serial Bus: Important Packet Fields in Protocol

Packet Identifier Field (PID) (Cont'd)

PID Type	PID Name	PID<3:0>*	Description	
Token	OUT	0001B	Address + endpoint number in host-to-function transaction	
	12	1001B	Address + endpoint number in function-to-host transaction	
	SOF	0101B	Start-of-Frame marker and frame number	
	SETUP	1101B	Address + endpoint number in host-to-function transaction for SETUP to a control pipe	
Data	DATAO	0011B	Data packet PID even	
	DATA1	1011B	Data packet PID odd	
	DATA2	0111B	Data packet PID high-speed, high bandwidth isochronous transaction in a microframe (see Section 5.9.2 for more information)	
	MDATA	1111B	Data packet PID high-speed for split and high bandwidth isochronous transactions (see Sections 5.9.2, 11.20, and 11.21 for more information)	
Handshake	ACK	0010B	Receiver accepts error-free data packet	
	NAK	1010B	Receiving device cannot accept data or transmitting device cannot send data	
	STALL	1110B	Endpoint is halted or a control pipe request is not supported	
	NYET	0110B	No response yet from receiver (see Sections 8.5.1 and 11.17-11.21)	
Special	PRE	1100B	(Token) Host-issued preamble. Enables downstream bus traffic to low-speed devices.	
	ERR	1100B	(Handshake) Split Transaction Error Handshake (reuses PRE value)	
	SPLIT	1000B	(Token) High-speed Split Transaction Token (see Section 8.4.2)	
	PING Reserved	0100B 0000B	(Token) High-speed flow control probe for a bulk/control endpoint (see Section 8.5.1)	
		55552	Reserved PID	

^{*}Note: PID bits are shown in MSb order. When sent on the USB, the rightmost bit (bit 0) will be sent first.

Universal Serial Bus: Stages of transactions


- Error Detection and Recovery
 - USB provides for three distinct error-detection types:
 - Bit-stuffing: '0' inserted at the end of packets in some cases (all bits are 1s) to detect transitions (USB is asynchronous and hence uses transitions to sync).
 - PID field check bits
 - CRC

Field	Error	Action
PID	PID check, bit stuff	Ignore packet
Address	Bit-stuff, address CRC	Ignore token
Frame Number	Bit-stuff, frame-number CRC	Ignore frame-number field
Data	Bit-stuff, data CRC	Discard data

ELEC 3300 : Fall 2022-23 Tim Woo 34

USB Type-C


USB-C (formally known as USB Type-C) is a 24-pin USB connector system.




- Advantage
 - Connector is Symmetrical.
 - Higher Data rate (10 Gbit/s data rate at full duplex).
 - Higher Current Rating Cables (minimum of 3 A current at 20 V, 60 W).
 - More pins to achieve more functions. (e.g. USB-PD (Power Delivery),
 Alternate Mode, Debug Accessory Mode, Audio Adapter Accessory Mode).
- European Union will require all new smartphones and tablets sold within its borders to have a common charging port by the Fall of 2024.

USB Type-C Receptacle Pins

Pins defined for system or device receptacle



- USB PD make use of the extra wire and to boost the voltage up by a negotiation between the USB Host and Device.
- PD V3.0 can go to at most 100W at 20V x 5A
- Other voltages can be
- 9V, 12 V and 15V



USB Power Delivery Revision3.0, Version1.2 Revision2.0, Version1.3

- Boosting of voltage is by a negotiation between the USB Host and Device
- Figure showed a high level communication example.





Figure showed PD message format.




- PD messages are transmitted at 300KHz +/- 10% over the CC line.
- The first 64 bits (Preamble) are an alternating 1, 0 pattern so that the receiver can synchronize with the actual transmitted clock.
- The next 16-bit word (Address or Type), contains the message address, indicating the message recipient or other type information. (SOP* communication explained below).

- The next 16-bit field contains the message header field includes a data object count (#Data Objects).
 - If the data object count is 0, then the message type is "control."
 - If it is 1 through 7, then up to seven 32-bit data objects follow, and the message type is "data."
- A 32-bit CRC is transmitted, followed by a 4-bit end of packet (EOP) token that completes the message.

 If the calculated CRC is the same as the received CRC, then the Type-C device physical layer passes the decoded message up to its protocol

layer for decoding.




I²C: Inter Integrated Circuit Bus

- Technical Specifications
 - Support for communication with various slow, on-board peripheral devices that are accessed intermittently.
 - It is a simple, low-bandwidth, short-distance protocol.
 - Operates at speeds up to 400Kbps, with some venturing up into the low megahertz range.
 - Use to link multiple devices together since it has a built-in addressing scheme.
 - Full duplex.


I²C: Inter Integrated Circuit Bus: Hardware configuration

- I²C is a two-wire serial bus including
 - Serial Data (SDA) signal line
 - Serial Clock (SCL) signal line
 - Use to synchronize all data transfers over the I²C bus.
 - Both SCL and SDA lines are "open drain" drivers.
 - i.e., The chip can drive its output low, but it cannot drive it high. For the line to be able to go high you must provide pull-up resistors to the 5v supply.




I²C: Inter Integrated Circuit Bus: Hardware configuration

- The architecture includes
 - Master device
 - Initiates a transaction on the I²C bus
 - Controls the clock signal
 - Possible to have multiple masters, but most system designs have only one.
 - Slave devices
 - Addressed by the master device
 - Both master and slaves can receive and transmit data bytes.



I²C: Inter Integrated Circuit Bus: Protocol

• Support serial transmission of 8-bit bytes of data-7-bit device addresses plus control bits over the two-wire bus.




SPI: Serial Peripheral Interface Bus

- Technical Specifications
 - a synchronous serial data link operates in full duplex mode.
 - Devices communicate in master/slave mode where the master device initiates the data frame.
 - Multiple slave devices are allowed with individual slave select (chip select) lines.
 - SPI can also achieve significantly higher data rates than I²C. SPIcompatible interfaces often range into the tens of megahertz
 - SPI really gains efficiency in applications that take advantage of its duplex capability.


SPI: Serial Peripheral Interface Bus: Hardware Configuration

- The SPI bus specifies four logic signals.
 - SCLK : Serial Clock
 - MOSI/SIMO : Master Output, Slave Input
 - MISO/SOMI : Master Input, Slave Output
 - SS : Slave Select (active low)


Single slave SPI configuration



Independent slave SPI configuration




Daisy chain SPI configuration



ELEC 3300 : Fall 2022-23 Tim Woo 46


SPI: Serial Peripheral Interface Bus: Protocol

- For data communications:
 - Step 1: The shift registers are loaded with new data
 - Step 2: the master first configures the clock
 - Step 3: The master then pulls the slave select low for the desired chip.
 - Step 4: During each SPI clock cycle, a full duplex data transmission occurs:
 - the master sends a bit on the MOSI line; the slave reads it from that same line
 - the slave sends a bit on the MISO line; the master reads it from that same line




SPI: Serial Peripheral Interface Bus: Protocol

- For data communications (Cont'd):
 - Step 5: each device takes that value and does something with it, such as writing it to memory.
 - Step 6: If there is more data to exchange, the shift registers are loaded with new data and the process repeats. (Go to step 3)
 - Note: Transmissions may involve any number of clock cycles.
 - Step 7: When there is no more data to be transmitted, the master stops toggling its clock. Normally, it then deselects the slave.




SPI: Serial Peripheral Interface Bus: in STM32



Examples of SPI

Task:

Serial Communication with SPI




Initialization

```
Void Main{
    Initialization of the SPI port
    SPI InitStructure.SPI Direction = SPI Direction 2Lines FullDuplex;
    SPI_InitStructure.SPI_Mode = SPI_Mode_Master; /* Master Mode */
    SPI InitStructure.SPI DataSize = SPI DataSize 16b;
    SPI InitStructure.SPI CPOL = SPI CPOL Low;
    SPI InitStructure.SPI CPHA = SPI CPHA 2Edge;
    SPI InitStructure.SPI NSS = SPI NSS Soft;
    SPI InitStructure.SPI BaudRatePrescaler = SPI BaudRatePrescaler 8;
    SPI InitStructure.SPI FirstBit = SPI FirstBit MSB;
    SPI InitStructure.SPI CRCPolynomial = 10; /* ← check with main.c which is generated by STM32CubeMX */
    SPI Init(SPI1, &SPI InitStructure); /* Configure SPI1 */
    SPI InitStructure.SPI Mode = SPI Mode Slave; /* Slave Mode */
    SPI Init(SPI2, &SPI InitStructure); /* Configure SPI2 */
    SPI CalculateCRC(SPI1, ENABLE); /* Enable the SPI1 CRC calculation */
                                                                                                              implementation
    SPI_CalculateCRC(SPI2, ENABLE); /* Enable the SPI2 CRC calculation */
    SPI Cmd(SPI1, ENABLE); /* Enable SPI1 */
    SPI Cmd(SPI2, ENABLE); /* Enable SPI2 */
    ..... /* steps for SPI data communication - read-write cycles*/
```

Quiz Questions 4 and 5

For Android devices, search HKUST iLearn at Play Store.



For iOS devices, search **HKUST iLearn** at App Store.




Zigbee

- Zigbee is an IEEE 802.15.4-based specification for a suite of high-level communication protocols used to create personal area networks with small, low-power digital radios, such as for home automation, medical device data collection, and other low-power low-bandwidth needs, designed for small scale projects which need wireless connection.
- The Zigbee network layer natively supports both star and tree networks, and generic mesh networking. Every network must have one coordinator device.
 - Star topology
 - Tree topology
 - Cluster tree topology Mix of Star and Tree
 - Mesh topology


Zigbee – Star topology

- The star topology consists of a coordinator and several end devices (nodes).
- In this topology, the end device communicates only with the coordinator.
 Any packet exchange between end devices must go through the coordinator.
- Advantage
 - 1. simple
 - 2. packets go through at most two hops to reach their destination.
- Disadvantage
 - the coordinator may become bottlenecked.
 - no alternative path from the source to the destination.



Zigbee – Tree topology

- The network consists of a central node (root tree), which is a coordinator, several routers, and end devices.
- The function of the router is to extend the network coverage.
- The end nodes that are connected to the coordinator or the routers are called children.
- Only routers and the coordinator can have children. Each end device is only able to communicate with its parent (router or coordinator).
- The coordinator and routers can have children and, therefore, are the only devices that can be parents.
- An end device cannot have children and, therefore, may not be a parent. A special case of tree topology is called a cluster tree topology.




Zigbee – Mesh topology

- Mesh topology, also referred to as a peer-topeer network, consists of one coordinator, several routers, and end devices.
- A mesh topology is a multihop network; packets pass through multiple hops to reach their destination.
- The range of a network can be increased by adding more devices to the network.

Pros:

- It can eliminate dead zones. A mesh topology is selfhealing, meaning during transmission, if a path fails, the node will find an alternate path to the destination.
- Devices can be close to each other so that they use less power.
- Adding or removing a device is easy.
- Any source device can communicate with any destination device in the network.




Cons:

- Compared with star topology, mesh topology requires greater overhead.
- Mesh routing uses a more complex routing protocol than a star topology.

LoRa – LongRange


- LoRa (short for long range) is a spread spectrum modulation technique derived from chirp spread spectrum (CSS) technology.
- It was developed by Cycleo (patent 9647718-B2), a company of Grenoble, France, later acquired by <u>Semtech.</u>
- LoRa uses license-free sub-gigahertz radio frequency bands and 2.4 GHz worldwide for communication.
- The technology covers the physical layer, while other technologies and protocols such as LoRaWAN (Long Range Wide Area Network) cover the upper layers.
- It can achieve data rates between 0.3 kbit/s and 27 kbit/s, depending upon the spreading factor.

LoRa Network Protocol



https://www.techplayon.com/lora-long-range-network-architecture-protocol-architecture-and-frame-formats/

LoRa – Frame Structure



Reflection (Self-evaluation)

- Do you
 - State the advantages and disadvantages of parallel and serial communications?
 - List some applications in using serial communication protocol?
 - List some applications in using parallel communication protocol?
 - Understand basic concepts of following standard
 - UART (universal asynchronous receiver and transmitter) standard? (RS232)
 - IEEE1394 : FireWire
 - USB: Universal Serial Bus
 - I2C: Inter Integrated Circuit Bus
 - SPI: Serial Peripheral Interface Bus
 - Zigbee
 - LoRA
 - Describe the data rate of each serial bus standard?
 - State the applications of each serial bus standard?

