2024 Digital IC Design Homework 4: Max-Priority Queue

NAME					•	-					
Student ID		P76124265									
Simulation Result											
Functional	Score:		Gate-level	Score:	Clock	43	Gate-level	(see below			
simulation	ation 100		simulation	100	width	(ns)	simulation time	for details)			
your pre-sim result of test patterns P0						your post-sim result of test patterns P0					
VSIM 3> run -all						VSIM 53> run -all					
P1 VSIM 6> run -all * *********************** * ** * ** Congratulations !! ** * ** Simulation PASS !! ** / 0.0 * ** * ** Your score = 100						P1 VSIM 50> run -all ************************* * ** Congratulations !! ** * ** Simulation PASS !! ** / 0.0 * ** Your score =100 ** /^^ * ** Your score =100 ** / 0.0 * ** Time: 3393907 ps Iteration: 0 Instance: /test					
# 1 # Break in Mo				ine 157	# 1 # Break in Module test at testfixture.v line 157						
P2					P2						
VSIM9>run -all					# **************************** # ** Congratulations !!						
Р3						P3					

```
VSIM 12> run -all
   ** Congratulations !!
   ** Simulation PASS !! **
  ** Note: $finish : testfixture.v(157)
Time: 5105500 ps Iteration: 0 Instance: /test
# Break in Module test at testfixture.v line 157
```

```
VSIM 47> run -all
  ** Congratulations !!
  ** Simulation PASS !!
  Time: 5113907 ps Iteration: 0 Instance: /test
# Break in Module test at testfixture.v line 157
```

~			_	•
C VIII	tha	cic	RΔ	sult
17 7 11	ш	313	176	Suit

· ·	
Total logic elements	17051 / 55836 (31 %)
Total memory bit	0 / 2396160 (0 %)
Embedded multiplier 9-bit element	0 / 308 (0%)

your flow summary

Flow Summary

<<Filter>>

Flow Status Successful - Thu May 23 23:13:18 2024

Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition

Revision Name MPQ Top-level Entity Name MPQ

Family Cyclone IV E Device EP4CE55F23A7

Timing Models Final

17,051 / 55,856 (31 %) Total logic elements

Total registers 2103

Total pins 50 / 325 (15%)

Total virtual pins

Total memory bits 0 / 2,396,160 (0%)


Embedded Multiplier 9-bit elements 0 / 308 (0%) Total PLLs 0/4(0%)

Description of your design

MPQ.v架構如下:

- State register: 循序電路,存 next stage 模組產生的 state
- Next stage: 組合電路,根據 input 和目前的 state 決定下一個 state
- Output logic && Datapath: 循序電路,根據 state 決定 output,和根據 state 和 input 進行運算

FSM state 如下:



 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element) \times (Total\ cycle\ used*clock\ width)$