


2024 Digital IC Design  
Homework 3: matrix multiplier

NAME																																			
Student ID		P76124265																																	
<b>Simulation Result</b>																																			
Functional simulation	<b>Score:</b>  <b>100</b>	Gate-level simulation	<b>Score:</b>  <b>100</b>	Clock width	<b>25.0(</b>  <b>ns)</b>	Gate-level simulation time	<b>137550</b>  <b>simulation time (ns)</b>																												
<p style="text-align: center; color: #ccc;">your pre-sim result of test patterns</p> <pre># ----- Simulation FINISH !----- # score = 100/100 # ----- # \("o")/ CONGRATULATIONS!! The simulation result is PASS!!! # ----- # ** Note: Setup : E:/Downloads/NCSD-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v(351) # Time: 137550 ns Iteration: 0 Instance: /testfixture1 # Break in Module testfixture1 at E:/Downloads/NCSD-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v line 351</pre>				<p style="text-align: center; color: #ccc;">your post-sim result of test patterns</p> <pre># ----- Simulation FINISH !----- # score = 100/100 # ----- # \("o")/ CONGRATULATIONS!! The simulation result is PASS!!! # ----- # ** Note: Setup : E:/Downloads/NCSD-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v(351) # Time: 137550 ns Iteration: 0 Instance: /testfixture1 # Break in Module testfixture1 at E:/Downloads/NCSD-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v line 351</pre>																															
<b>Synthesis Result</b>																																			
Total logic elements				449 / 55,856 ( < 1 % )																															
Total memory bit				0 / 2,396,160 ( 0 % )																															
Embedded multiplier 9-bit element				1 / 308 ( < 1 % )																															
your flow summary																																			
<div style="border: 1px solid #ccc; background-color: #f9f9f9; padding: 10px;"><div style="background-color: #007bff; color: white; padding: 5px;"><b>Flow Summary</b></div><div style="background-color: #e2e3e5; padding: 5px; margin-top: 5px;"> &lt;&lt;Filter&gt;&gt;</div><table style="width: 100%; border-collapse: collapse; margin-top: 5px;"><tr><td style="width: 50%;">Flow Status</td><td>Successful - Mon May 13 19:03:23 2024</td></tr><tr><td>Quartus Prime Version</td><td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td></tr><tr><td>Revision Name</td><td>MM</td></tr><tr><td>Top-level Entity Name</td><td>MM</td></tr><tr><td>Family</td><td>Cyclone IV E</td></tr><tr><td>Device</td><td>EP4CE55F23A7</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>449 / 55,856 ( &lt; 1 % )</td></tr><tr><td>Total registers</td><td>309</td></tr><tr><td>Total pins</td><td>36 / 325 ( 11 % )</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 2,396,160 ( 0 % )</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>1 / 308 ( &lt; 1 % )</td></tr><tr><td>Total PLLs</td><td>0 / 4 ( 0 % )</td></tr></table></div>								Flow Status	Successful - Mon May 13 19:03:23 2024	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	MM	Top-level Entity Name	MM	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	449 / 55,856 ( < 1 % )	Total registers	309	Total pins	36 / 325 ( 11 % )	Total virtual pins	0	Total memory bits	0 / 2,396,160 ( 0 % )	Embedded Multiplier 9-bit elements	1 / 308 ( < 1 % )	Total PLLs	0 / 4 ( 0 % )
Flow Status	Successful - Mon May 13 19:03:23 2024																																		
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																																		
Revision Name	MM																																		
Top-level Entity Name	MM																																		
Family	Cyclone IV E																																		
Device	EP4CE55F23A7																																		
Timing Models	Final																																		
Total logic elements	449 / 55,856 ( < 1 % )																																		
Total registers	309																																		
Total pins	36 / 325 ( 11 % )																																		
Total virtual pins	0																																		
Total memory bits	0 / 2,396,160 ( 0 % )																																		
Embedded Multiplier 9-bit elements	1 / 308 ( < 1 % )																																		
Total PLLs	0 / 4 ( 0 % )																																		



*Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (Total cycle used\*clock width)*