


NAME																																			
Student ID		P76124265																																	
Simulation Result																																			
Functional simulation	Score: 100	Gate-level simulation	Score: 100	Clock width	25.0(ns)	Gate-level simulation time	137550 simulation time (ns)																												
your pre-sim result of test patterns				your post-sim result of test patterns																															
<pre># Pattern 3 pass # ----- Simulation FINISH !!----- # score = 100/100 # ----- # \("o")/ CONGRATULATIONS!! The simulation result is PASS!!! # # ===== # ** Note: Setup : E:/Downloads/NCNU-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v(351) # Time: 137550 ns Iteration: 0 Instance: testfixture1 # Break in Module testfixture1 at E:/Downloads/NCNU-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v line 351</pre>				<pre># Pattern 3 pass # ----- Simulation FINISH !!----- # score = 100/100 # ----- # \("o")/ CONGRATULATIONS!! The simulation result is PASS!!! # # ===== # ** Note: Setup : E:/Downloads/NCNU-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v(351) # Time: 137550 ns Iteration: 0 Instance: testfixture1 # Break in Module testfixture1 at E:/Downloads/NCNU-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v line 351</pre>																															
Synthesis Result																																			
Total logic elements				453 / 55,856 ( < 1 % )																															
Total memory bit				0 / 2,396,160 ( 0 % )																															
Embedded multiplier 9-bit element				1 / 308 ( < 1 % )																															
your flow summary																																			
<div>Flow Summary</div> <div> &lt;&lt;Filter&gt;&gt;</div> <table><tr><td>Flow Status</td><td>Successful - Wed May 08 14:47:25 2024</td></tr><tr><td>Quartus Prime Version</td><td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td></tr><tr><td>Revision Name</td><td>MM</td></tr><tr><td>Top-level Entity Name</td><td>MM</td></tr><tr><td>Family</td><td>Cyclone IV E</td></tr><tr><td>Device</td><td>EP4CE55F23A7</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>453 / 55,856 ( &lt; 1 % )</td></tr><tr><td>Total registers</td><td>310</td></tr><tr><td>Total pins</td><td>36 / 325 ( 11 % )</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 2,396,160 ( 0 % )</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>1 / 308 ( &lt; 1 % )</td></tr><tr><td>Total PLLs</td><td>0 / 4 ( 0 % )</td></tr></table>								Flow Status	Successful - Wed May 08 14:47:25 2024	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	MM	Top-level Entity Name	MM	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	453 / 55,856 ( < 1 % )	Total registers	310	Total pins	36 / 325 ( 11 % )	Total virtual pins	0	Total memory bits	0 / 2,396,160 ( 0 % )	Embedded Multiplier 9-bit elements	1 / 308 ( < 1 % )	Total PLLs	0 / 4 ( 0 % )
Flow Status	Successful - Wed May 08 14:47:25 2024																																		
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																																		
Revision Name	MM																																		
Top-level Entity Name	MM																																		
Family	Cyclone IV E																																		
Device	EP4CE55F23A7																																		
Timing Models	Final																																		
Total logic elements	453 / 55,856 ( < 1 % )																																		
Total registers	310																																		
Total pins	36 / 325 ( 11 % )																																		
Total virtual pins	0																																		
Total memory bits	0 / 2,396,160 ( 0 % )																																		
Embedded Multiplier 9-bit elements	1 / 308 ( < 1 % )																																		
Total PLLs	0 / 4 ( 0 % )																																		
Description of your design																																			
MM 架構如下:																																			
<ul style="list-style-type: none"><li>State register: 循序電路，存 next stage 模組產生的 state</li><li>Next stage: 組合電路，根據 input 和目前的 state 決定下一個 state</li><li>Output logic: 循序電路，根據 state 決定 output</li><li>Datapath: 循序電路，根據 state 和 input 進行運算</li></ul>																																			



Load 完 mat1 和 mat2，如果 mat1 和 mat2 無法相乘，就進到 Illegal;  
否則就到 MAT\_MUL，MAT\_MUL 將一個 row 乘一個 col 拆成  
MAT1\_COL 個 clock 完成，即每個 clock 只做一次乘法。

*Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (Total cycle used\*clock width)*