
2024 Digital IC Design

Homework 3: matrix multiplier

NAME				VOIK J. I					
Student ID		P76124265							
Simulation Result									
Functional simulation	Score:		Gate-level simulation	Score:	Clock	25.0(ns)	Gate-level simulation time	137550 simulation time (ns)	
# score - 100/100 * \(^\cho^\)/ CONGRATULATIONS! * Note: Gatop : E:/Do Time: 137550 ns Itera	Simulation FI	NISH !! n result is i ital_IC_Desig	nlt of test pa	v(351)	# score = (^o^)/ CONGE ** Note: Sator	100/100 PATULATIONS!! The s	Sim result of tes	stfixture.v(351)	
				Synthe	sis Resu	lt			
Total logic elements						449 / 55,856 (< 1 %)			
Total memory bit					0 / 2,396,160 (0 %)				
Embedded multiplier 9-bit element						1/308(<1%)			
				your flow	v summa	ary			
	Flo	ow Sun	nmary						
	< <filter>></filter>								
	Quartus Prime Version Revision Name					Successful - Mon May 13 19:03:23 2024 20.1.1 Build 720 11/11/2020 SJ Lite Edition MM			
	Family C					MM Cyclone IV E P4CE55F23A7			
	Total logic elements 4 Total registers 3					Final 149 / 55,856 (< 1 %) 809			
	Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements					36 / 325 (11 %) 0 0 / 2,396,160 (0 %) 1 / 308 (< 1 %)			
	To	otal PLL			4(0%)	_			
			Des	cription	of your	design			
MM 架構	如下:				_	_			

- State register: 循序電路,存 next stage 模組產生的 state
- Next stage: 組合電路,根據 input 和目前的 state 決定下一個 state
- Output logic: 循序電路,根據 state 決定 output
- Datapath: 循序電路,根據 state 和 input 進行運算



Load 完 mat1 和 mat2,如果 mat1 和 mat2 無法相乘,就進到 Done; 否則就到 MAT_MUL, MAT_MUL 將一個 row 乘一個 col 拆成 MAT1_COL 個 clock 完成,即每個 clock 只做一次乘法。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element) \times (Total\ cycle\ used*clock\ width)$