

2024 Digital IC Design


Homework 4: Max-Priority Queue

NAME							
Student ID		P76124265					
Simulation Result							
Functional simulation	Score: 100	Gate-level simulation	Score: 100	Clock width	43 (ns)	Gate-level simulation time	(see below for details)
your pre-sim result of test patterns				your post-sim result of test patterns			
P0				P0			
<pre>VSIM3> run -all # ***** # ** # ** Congratulations !! ** # ** # ** Simulation PASS !! ** # ** # ** Your score =100 ** # ** # ** Note: \$finish : testfixture.v(157) # ** Time: 2396500 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157</pre>				<pre>VSIM 53> run -all # ***** # ** # ** Congratulations !! ** # ** # ** Simulation PASS !! ** # ** # ** Your score =100 ** # ** # ** Note: \$finish : testfixture.v(157) # ** Time: 2404907 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157</pre>			
P1				P1			
<pre>VSIM6> run -all # ***** # ** # ** Congratulations !! ** # ** # ** Simulation PASS !! ** # ** # ** Your score =100 ** # ** # ** Note: \$finish : testfixture.v(157) # ** Time: 3385500 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157</pre>				<pre>VSIM 50> run -all # ***** # ** # ** Congratulations !! ** # ** # ** Simulation PASS !! ** # ** # ** Your score =100 ** # ** # ** Note: \$finish : testfixture.v(157) # ** Time: 3393907 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157</pre>			
P2				P2			
<pre>VSIM9> run -all # ***** # ** # ** Congratulations !! ** # ** # ** Simulation PASS !! ** # ** # ** Your score =100 ** # ** # ** Note: \$finish : testfixture.v(157) # ** Time: 4030500 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157</pre>				<pre>VSIM 44> run -all # ***** # ** # ** Congratulations !! ** # ** # ** Simulation PASS !! ** # ** # ** Your score =100 ** # ** # ** Note: \$finish : testfixture.v(157) # ** Time: 4038907 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157</pre>			
P3				P3			

<pre> VSIM 12> run -all # ***** # ** # ** Congratulations !! # ** Simulation PASS !! # ** Your score =100 # ** # ** Note: \$finish : testfixture.v(157) # Time: 5105500 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157 </pre>	<pre> VSIM 47> run -all # ***** # ** # ** Congratulations !! # ** Simulation PASS !! # ** Your score =100 # ** # ** Note: \$finish : testfixture.v(157) # Time: 5113907 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157 </pre>
--	--

Synthesis Result																													
Total logic elements	17051 / 55836 (31 %)																												
Total memory bit	0 / 2396160 (0 %)																												
Embedded multiplier 9-bit element	0 / 308 (0%)																												
your flow summary																													
<div>Flow Summary</div> <div> <<Filter>> </div> <table> <tr> <td>Flow Status</td><td>Successful - Thu May 23 23:13:18 2024</td></tr> <tr> <td>Quartus Prime Version</td><td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td></tr> <tr> <td>Revision Name</td><td>MPQ</td></tr> <tr> <td>Top-level Entity Name</td><td>MPQ</td></tr> <tr> <td>Family</td><td>Cyclone IV E</td></tr> <tr> <td>Device</td><td>EP4CE55F23A7</td></tr> <tr> <td>Timing Models</td><td>Final</td></tr> <tr> <td>Total logic elements</td><td>17,051 / 55,856 (31 %)</td></tr> <tr> <td>Total registers</td><td>2103</td></tr> <tr> <td>Total pins</td><td>50 / 325 (15 %)</td></tr> <tr> <td>Total virtual pins</td><td>0</td></tr> <tr> <td>Total memory bits</td><td>0 / 2,396,160 (0 %)</td></tr> <tr> <td>Embedded Multiplier 9-bit elements</td><td>0 / 308 (0 %)</td></tr> <tr> <td>Total PLLs</td><td>0 / 4 (0 %)</td></tr> </table>		Flow Status	Successful - Thu May 23 23:13:18 2024	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	MPQ	Top-level Entity Name	MPQ	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	17,051 / 55,856 (31 %)	Total registers	2103	Total pins	50 / 325 (15 %)	Total virtual pins	0	Total memory bits	0 / 2,396,160 (0 %)	Embedded Multiplier 9-bit elements	0 / 308 (0 %)	Total PLLs	0 / 4 (0 %)
Flow Status	Successful - Thu May 23 23:13:18 2024																												
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																												
Revision Name	MPQ																												
Top-level Entity Name	MPQ																												
Family	Cyclone IV E																												
Device	EP4CE55F23A7																												
Timing Models	Final																												
Total logic elements	17,051 / 55,856 (31 %)																												
Total registers	2103																												
Total pins	50 / 325 (15 %)																												
Total virtual pins	0																												
Total memory bits	0 / 2,396,160 (0 %)																												
Embedded Multiplier 9-bit elements	0 / 308 (0 %)																												
Total PLLs	0 / 4 (0 %)																												

Description of your design
<p>MPQ.v架構如下:</p> <ul style="list-style-type: none"> ● State register: 循序電路，存 next stage 模組產生的 state ● Next stage: 組合電路，根據 input 和目前的 state 決定下一個 state ● Output logic && Datapath: 循序電路，根據 state 決定 output，和根據 state 和 input 進行運算 <p>FSM state 如下:</p>



*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (Total cycle used*clock width)*