


NAME		李尚宸					
Student ID		P76124265					
Simulation Result							
Functional simulation	Score: 100	Gate-level simulation	Score: 100	Clock width	25.0(ns)	Gate-level simulation time	137550 simulation time (ns)
<div>your pre-sim result of test patterns</div> <pre># Pattern 3 pass # ----- Simulation FINISH !!----- # score = 100/100 # ===== # \\(^-^)/ CONGRATULATIONS!! The simulation result is PASS!!! # ===== # ***** # * Note: Setup : E:/Downloads/HCKO-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v(351) # * Time: 137550 ns Iteration: 0 Instance: /testfixture1 # Break in Module testfixture1 at E:/Downloads/HCKO-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v line 351</pre>				<div>your post-sim result of test patterns</div> <pre># Pattern 3 pass # ----- Simulation FINISH !!----- # score = 100/100 # ===== # \\(^-^)/ CONGRATULATIONS!! The simulation result is PASS!!! # ===== # ***** # * Note: Setup : E:/Downloads/HCKO-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v(351) # * Time: 137550 ns Iteration: 0 Instance: /testfixture1 # Break in Module testfixture1 at E:/Downloads/HCKO-Digital_IC_Design/HW3_P76124265/RTL/testfixture.v line 351</pre>			
Synthesis Result							
Total logic elements				453 / 55,856 (< 1 %)			
Total memory bit				0 / 2,396,160 (0 %)			
Embedded multiplier 9-bit element				1 / 308 (< 1 %)			
<div>your flow summary</div> <div><div>Flow Summary</div><div><<Filter>></div><div><div>Flow Status</div><div>Successful - Wed May 08 14:47:25 2024</div></div><div><div>Quartus Prime Version</div><div>20.1.1 Build 720 11/11/2020 SJ Lite Edition</div></div><div><div>Revision Name</div><div>MM</div></div><div><div>Top-level Entity Name</div><div>MM</div></div><div><div>Family</div><div>Cyclone IV E</div></div><div><div>Device</div><div>EP4CE55F23A7</div></div><div><div>Timing Models</div><div>Final</div></div><div><div>Total logic elements</div><div>453 / 55,856 (< 1 %)</div></div><div><div>Total registers</div><div>310</div></div><div><div>Total pins</div><div>36 / 325 (11 %)</div></div><div><div>Total virtual pins</div><div>0</div></div><div><div>Total memory bits</div><div>0 / 2,396,160 (0 %)</div></div><div><div>Embedded Multiplier 9-bit elements</div><div>1 / 308 (< 1 %)</div></div><div><div>Total PLLs</div><div>0 / 4 (0 %)</div></div></div>							
Description of your design							
MM 架構如下:							
<ul style="list-style-type: none">State register: 循序電路，存 next stage 模組產生的 stateNext stage: 組合電路，根據 input 和目前的 state 決定下一個 stateOutput logic: 循序電路，根據 state 決定 outputDatapath: 循序電路，根據 state 和 input 進行運算							



Load 完 mat1 和 mat2，如果 mat1 和 mat2 無法相乘，就進到 Illegal;
否則就到 MAT_MUL，MAT_MUL 將一個 row 乘一個 col 拆成
MAT1_COL 個 clock 完成，即每個 clock 只做一次乘法。

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (Total cycle used*clock width)*