


2024 Digital IC Design Homework II

NAME		
Student ID		
Functional Simulation Result		
FIFO Pass	LIFO Pass	CIPU Pass
Stage 1		
# # There are total 0 errors in FIFO !! #		
Stage 2		
# # There are total 0 errors in LIFO !! #		
Stage 3		
<pre># # There are total 0 errors in FIFO2 !! # ***** ***** Simulation Start ***** ***** # # There are total 0 errors in FIFO !! # # There are total 0 errors in LIFO !! # # There are total 0 errors in FIFO2 !! # # ***** ** ** __ # Congratulations!! ** / 0.0 # ** ** /_____ # Simulation PASS!! ** / ^ ^ ^ \ # ** ** ^ ^ ^ ^ w # ***** ** \m__m_ _ # # Correct / Total : 100 / 100 # # ** Note: \$finish : E:/NCKU-Digital_IC_Design/HW2_P76124265/RTL/ref/tb.sv(300) # Time: 1365 ns Iteration: 1 Instance: /textfixture #</pre>		
Description of your design		
LIFO 和 LIFOFIFO 架構如下:		
<ul style="list-style-type: none"> ● State register: 循序電路，存 next stage 模組產生的 state ● Next stage: 組合電路，根據 input 和目前的 state 決定下一個 state ● Output logic: 循序電路，根據 state 決定 output ● Datapath: 循序電路，根據 state 和 input 進行運算 		
下圖是 FSM 的 state:		

FIFO



FIFO/LIFO

