
2024 Digital IC Design

Homework 3: matrix multiplier

NAME 李尚宸									
Student II)	P76124265							
Simulation Result									
Functional simulation	Score:		Gate-level simulation	Score:	Clock width	25.0(ns)	Gate-level simulation time	137550 simulation time (ns)	
your pre-sim result of test patterns						your post-sim result of test patterns Pattern 3 pass			
Synthesis Result									
Total logic elements						453 / 55,856 (< 1 %)			
Total memory bit						0 / 2,396,160 (0 %)			
Embedded multiplier 9-bit element						1/308 (<1%)			
your flow summary									
Flow Summary < < <filter>></filter>									
						ccessful - Wed May 08 14:47:25 2024			
						1.1 Build 720 11/11/2020 SJ Lite Edition			
Revision Name MM									
Top-level Entity Name MM					MM Cyclone IV E				
					-	4CE55F23A7			
					Final				
					453 / 55,856 (< 1 %)			
Total registers 310									
	Total pins 36 /)			
·					0 / 2 205 150 /	0.0()			
	and the second s					/ 2,396,160 (0 %) / 308 (< 1 %)			
	Total PLLs 0/					Li			
					, , ,				
Description of your design									
MM 架構如下:									

MM 架構如下:

- State register: 循序電路,存 next stage 模組產生的 state
- Next stage: 組合電路,根據 input 和目前的 state 決定下一個 state
- Output logic: 循序電路,根據 state 決定 output
- Datapath: 循序電路,根據 state 和 input 進行運算



Load 完 mat1 和 mat2,如果 mat1 和 mat2 無法相乘,就進到 Illegal; 否則就到 MAT_MUL, MAT_MUL 將一個 row 乘一個 col 拆成 MAT1_COL 個 clock 完成,即每個 clock 只做一次乘法。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element) \times (Total\ cycle\ used*clock\ width)$