

2024 Digital IC Design

Homework 4: Max-Priority Queue


NAME	李尚宸						
Student ID	P76124265						
Simulation Result							
Functional simulation	Score: 100	Gate-level simulation	Score: 100	Clock width	32 (ns)	Gate-level simulation time	(see below for details)
your pre-sim result of test patterns				your post-sim result of test patterns			
<p>P0</p> <pre>VSIM 11> run -all # ***** # ** # ** Congratulations !! ** # ** Simulation PASS !! ** # ** Your score =100 ** # ** Note: \$finish : testfixture.v(157) ** # ** Time: 2010 ns Iteration: 0 Instance: /test ** # 1 # Break in Module test at testfixture.v line 157</pre>				<p>P0</p> <pre>VSIM 18> run -all # ***** # ** # ** Congratulations !! ** # ** Simulation PASS !! ** # ** Your score =100 ** # ** Note: \$finish : testfixture.v(157) ** # ** Time: 2016827 ps Iteration: 0 Instance: /test ** # 1 # Break in Module test at testfixture.v line 157</pre>			
<p>P1</p> <pre>VSIM 14> run -all # ***** # ** # ** Congratulations !! ** # ** Simulation PASS !! ** # ** Your score =100 ** # ** Note: \$finish : testfixture.v(157) ** # ** Time: 2842 ns Iteration: 0 Instance: /test ** # 1 # Break in Module test at testfixture.v line 157</pre>				<p>P1</p> <pre>VSIM 15> run -all # ***** # ** # ** Congratulations !! ** # ** Simulation PASS !! ** # ** Your score =100 ** # ** Note: \$finish : testfixture.v(157) ** # ** Time: 2848827 ps Iteration: 0 Instance: /test ** # 1</pre>			
<p>P2</p> <pre>VSIM 17> run -all # ***** # ** # ** Congratulations !! ** # ** Simulation PASS !! ** # ** Your score =100 ** # ** Note: \$finish : testfixture.v(157) ** # ** Time: 3418 ns Iteration: 0 Instance: /test ** # 1 # Break in Module test at testfixture.v line 157</pre>				<p>P2</p> <pre>VSIM 12> run -all # ***** # ** # ** Congratulations !! ** # ** Simulation PASS !! ** # ** Your score =100 ** # ** Note: \$finish : testfixture.v(157) ** # ** Time: 3424827 ps Iteration: 0 Instance: /test ** # 1 # Break in Module test at testfixture.v line 157</pre>			
<p>P3</p>				<p>P3</p>			

<pre> VSIM 20> run -all # ***** # ** # ** Congratulations !! # ** # ** Simulation PASS !! # ** # ** Your score =100 # ** # ***** # ** Note: \$finish : testfixture.v(157) # ** Time: 4346 ns Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157 </pre>	<pre> VSIM 9> run -all # ***** # ** # ** Congratulations !! # ** # ** Simulation PASS !! # ** # ** Your score =100 # ** # ***** # ** Note: \$finish : testfixture.v(157) # ** Time: 4352827 ps Iteration: 0 Instance: /test # 1 # Break in Module test at testfixture.v line 157 </pre>
--	--

Synthesis Result

Total logic elements	17695 / 55836 (32 %)
Total memory bit	0 / 2396160 (0 %)
Embedded multiplier 9-bit element	0 / 308 (0%)

your flow summary


Flow Summary	
 <<Filter>>	
Flow Status	Successful - Sun May 26 15:10:55 2024
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	MPQ
Top-level Entity Name	MPQ
Family	Cyclone IV E
Device	EP4CE55F23A7
Timing Models	Final
Total logic elements	17,695 / 55,856 (32 %)
Total registers	2104
Total pins	50 / 325 (15 %)
Total virtual pins	0
Total memory bits	0 / 2,396,160 (0 %)
Embedded Multiplier 9-bit elements	0 / 308 (0 %)
Total PLLs	0 / 4 (0 %)

Description of your design

MPQ.v架構如下:

- State register: 循序電路，存 next stage 模組產生的 state
- Next stage: 組合電路，根據 input 和目前的 state 決定下一個 state
- Output logic & Datapath: 循序電路，根據 state 決定 output，和根據 state 和 input 進行運算

FSM state 如下:



*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (Total cycle used*clock width)*