2024 Digital IC Design

Homework 4: Max-Priority Queue

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| NAME | | 李尚宸 | | | | | | |
| Student ID | | P76124265 | | | | | | |
| **Simulation Result** | | | | | | | | |
| Functional simulation | Score: 100 | | Gate-level simulation | Score: 100 | Clock  width | 35 (ns) | Gate-level simulation time | ( see below for details ) |
| your pre-sim result of test patterns  P0    P1    P2    P3 | | | | | your post-sim result of test patterns  P0    P1    P2    P3 | | | |
| **Synthesis Result** | | | | | | | | |
| Total logic elements | | | | | 19365 / 55836 (35 %) | | | |
| Total memory bit | | | | | 0 /2396160 (0 %) | | | |
| Embedded multiplier 9-bit element | | | | | 0 / 308 (0%) | | | |
| your flow summary | | | | | | | | |
| **Description of your design** | | | | | | | | |
|  | | | | | | | | |

*Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) (Total cycle used\*clock width)*