HLS error-edits	1000 posts to get the categories					
	initial cateogories are based on analyzing 50 posts					
syns Failures						
. Dynamic Memory Allocation/I	/I 52					
	description	How to fix suggested by experts	Implied Edits and Depender	ncy		
ttps://forums.xilinx.com/t5/High	[Divergence]why I get segmentation faults when running the Viva		make array static			
		2. use memory allocator / #ifdef statement with theSYNTHESIS fla	g	-> use specific		pragma (SYNTHESIS)
		3. increase the size of array / stack			-> increase the	the array size / restrict the size with special handling of corner cases
		4. restrict the size. Handle the common cases but handle the beyond one	es separately			-> completely rewrite the algorithm
		5. completely rewrite the algorithm				
https://forums.xilinx.com/t5/Higt	design compiler doesn't synthesis shared memory / dynamic mer	muse the RESOURCE pragma with core=RAM_1P_BRAM	add pragma (RESOURCE)			
		The solution is to make it large enough for the maximum number of colur		-> increase the		
https://forums.xilinx.com/t5/Higt		create your arrays with the maximum size you will need	estimate the expected max va			
https://forums.xilinx.com/t5/High	segmentation fault with new() in C++	remove new() and check the read/write interface	replace new() with static alloc	at -> read/write in	terface	
2. Dataflow Optimization	161					
https://forums.xilinx.com/t5/Higt		the student didn't follow dataflow pragma	update the dataflow pragma		stem configuration	tion
https://forums.xilinx.com/t5/Higt		turn out to be an HLS bug but can be avoid by merging two loops to a sir				
ttps://forums.xilinx.com/t5/Higt	HLS failed dataflow checking: it should only be read in one proce-		add pragma (inline, array_par	tition)		
		2. try array_partition pragma such that that each copy may be independed				
https://forums.xilinx.com/t5/High	HLS failed dataflow checking: cannot communicate over function	Refactor the program. Data has to flow from one process to the next.				
	HLS cannot implement 'store' operation of constant 1 on array sig		remove pragma			
ttps://forums.xilinx.com/t5/High	[Divergence] Difference bettween C-code, RTL-simulation and the		Try out different FIFO sizes			
		2. change the FIFO size				
3. Type Error	257	,				
https://forums.xilinx.com/t5/High	Synthesizability check falled in C++ objects	1. use explict constructor	use explict constructor			
		2. "static" make the connecting stream "static"	"static" make the connecting s	stream "static"		
		3. provide a function name	provide a function name			
https://forums.xilinx.com/t5/Higt	unsupported pointer	make memory access to static	estimate array size			
				-> make array :	static	
					-> change point	ointer to array index
	[Divergence] a fixed point arithmetic in HLS gives different results	possible	be careful of the bitwidth			
https://forums.xilinx.com/t5/Higt		typedef uint<1> data_bool;	use specific type with explicit	bitwidth		
https://forums.xilinx.com/t5/High	STL items are not supported	You can use a fixed (known maximum sized) array instead. As for the del	le make array static			
https://forums.xilinx.com/t5/Higt	lots of errors	remove #define N 5. N is used as a template parameter almost everywho	er check declaration of N			
https://forums.xilinx.com/t5/High	"no match for 'operator<<" type conversion from uchar to float	no explicit type conversion in HLS. Anything that's currently "float" or "do	ul add type casting			
	th-Level-Synthesis-HLS/How-to-convert-floating-point-to-fixed-point					
	error when using custom type	use "typedef" to define a new type				
	[Divergence] caused by global variable					
	, , , , , , , , , , , , , , , , , , , ,					
4. Loop Optimization	161					
	The memory core 'RAM' has insufficient ports, for array 'data' in for	u change the while loop to for loop	transform while to for loop			
	[Divergence] for loop gives different result when overwriting in a li		return the explicit indexed iter	n		
	[Divergence] top function skipping inner loop logic entirely, output		explict re-initialize array			
		2. change variable / array to static	change variable / array to stat	tic		
https://forums.xilinx.com/t5/High	dataflow and unroll generate an error during the pre-synthesis	try out different combination options	pragma / directive exploration			
https://forums.xilinx.com/t5/High		misuse of pragma "stream"	insert pragma			
	[Divergence] loop gives a different result	Although the C simulation looks correct, there is no way to initialize the a				
			insert RESET pragma			
5. Top Function	198					
	cannot find top function	check project setting	update script			
7. Struct Error	141		_			
https://forums.xilinx.com/t5/Higt		pointer->array index				
	pointer in a struct, linked list	struct -> static array				
		array size should be known at compile time	fix array size			
		HLS was fully partitioning the structure, and then getting confused bed		si -> fix the wide	of all elements / in	/ Insert pragma in too-level function
	and yn the action about type					
	and the second state type		of function) to force everything to			
https://forums.xilinx.com/t5/Higt		3. "#pragma HLS DATA_PACK variable=patch_pairs" (inside the top-leve	el function) to force everything to	be packed in too	,	
https://forums.xilinx.com/t5/Higt	fall to synthesis for struct with an array as one of the members	3. "#pragma HLS DATA_PACK variable=patch_pairs" (inside the top-leve	el function) to force everything to	be packed in tog	,	
https://forums.xilinx.com/t5/Higt https://forums.xilinx.com/t5/Higt	t fall to synthesis for struct with an array as one of the members	3. "#pragma HLS DATA_PACK variable=patch_pairs" (inside the top-leve	of function) to force everything to	be packed in tog	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
https://forums.xilinx.com/15/Hgt https://forums.xilinx.com/15/Hgt Co-sim Errors(Divergence)	it fall to synthesis for struct with an array as one of the members	"#pragma HLS DATA_PACK variable=patch_pairs" (inside the top-leve insert DATA_PACK pragma		be packed in tog	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
https://forums.xilinx.com/tt5High https://forums.xilinx.com/tt5High Co-slim Errors(Divergence) https://forums.xilinx.com/tt5High	fall to synthesis for struct with an array as one of the members  126 [segmentation fault with co-sim	3. "apragma HLS DATA_PACK variable=patch_pairs" (inside the top-leve insert DATA_PACK pragma write to an array out of bound	bug in code	be packed in tog	por no	
https://forums.xilinx.com/t5High https://forums.xilinx.com/t5High Co-slim Errors(Divergence) https://forums.xilinx.com/t5High	fall to synthesis for struct with an array as one of the members  124 (segmentation fault with co-sim (claim / c syns passed, but cosim failed	"#pragma HLS DATA_PACK variable=patch_pairs" (inside the top-leve insert DATA_PACK pragma		o be packed in tog		

Csyns Failures	Counts	Repair Candidate		Performance Implication			
Dynamic Memory Allocation/Deallocation	52	Specify the array size		Reduces communication frequency between CPU and FPGA			
Dataflow Optimizaton	161	Type transformation, followed by explicittype ca	asting and operator overloading	Segmenting data creates finer-grained tasks, leading to increased degree of parallelism			
Type Error	257	Pragma exploration		Customizing data types reducesresource consumption, which directly impacts the paral-lelism level and operating frequency			
Loop Optimization	161	Pragma exploration		Unrolling a loop appropriately leads to parallelization and performance improvement			
Top Function	198	Insert an explict constructor andmake the conr	necting stream static	No significant impact on performance			
Struct Error	141	Configuration exploration		Supporting structs andunions also reduces fallback and communication			
Struct Error 14.5%		Dynamic Memory 5.4%					
		Dataflow 16.6%					
Top Function 20.4%		Type Error					

Loop Optimization