# Sequential Circuits

# Something else to consider...

How does the Tickle Me Elmo work?





# Something to consider...

 Computer specs use terms like "8 GB of RAM" and "2.2GHz processors".



- What do these terms mean?
  - RAM = Random Access Memory; 8GB = 8 billion bytes
  - 2.2 GHz = 2.2 billion clock pulses per second.
- But what does this mean in circuitry?
  - How do you use circuits to store values?
  - What is the purpose of a clock signal?

## Two kinds of circuits

- So far, we've dealt with combinational circuits:
  - Circuits where the output values are entirely dependent and predictable from current inputs.
- Another class of circuits: sequential circuits
  - Circuits that also depend on both the current inputs and the previous state of the circuit.

## Sequential circuits


- This creates circuits whose internal state can change over time, where the same input values can result in different outputs.
- Why would we need circuits like this?
  - Memory values
  - Reacting to changing inputs





# Gate Delay


- Even in combinational circuits, outputs don't change instantaneously.
- Gate Delay or Propagation Delay:
  - "The length of time it takes for an input change to result in the corresponding output change."


Essentially, sequential circuits
 Essentially, sequential circuits are a result of having feedback in the circuit.
 How is this accomplished?
 What is the result of having the output of a component or circuit be connected to its input?














# Feedback Example (NOR)

- Let's assume we set A=1
- lacktriangle Then, output  ${\mathbb Q}$  will go to 0.
- If we leave A unchanged we can store 0 indefinitely!
- If we flip A, we can change Q, but there's a catch here too!

	A	$Q_{\text{\tiny T}}$	Q <sub>T+1</sub>	
	0	0	1	5
S	0	1	0	

## Feedback behaviour

NAND behaviour

A	$Q_{\scriptscriptstyle T}$	Q <sub>T+1</sub>
0	0	1
0	1	1
1	0	1
1	1	0


NOR behaviour


A	$Q_{\mathtt{T}}$	Q <sub>T+1</sub>
0	0	1
0	1	0
1	0	0
1	1	0

- $\bullet$  Output  $\mathsf{Q}_{\mathtt{T}+1}$  can be changed, based on  $\mathtt{A}.$
- However, gates like these that feed back on themselves could enter an unsteady state.

#### Latches

 If multiple gates of these types are combined, you can get more steady behaviour.






These circuits are called latches.


### SR latch

- Let's see what happens when the input values are changed...
  - Assume that S and R are set to 1 and 0 to start.
  - □ The  $\overline{\mathbb{R}}$  input sets the output  $\overline{\mathbb{Q}}$  to 1, which sets the output  $\mathbb{Q}$  to 0.
  - Setting R to 1 keeps the output value Q at 1, which maintains both output values.



# SR latch

- (continuing from previous)
  - $\overline{S}$  and  $\overline{R}$  start with values of 1, when  $\overline{S}$  is set to 0.
  - This sets output Q to 1, which sets the output Q to 0.
  - Setting  $\overline{S}$  back to 1 keeps the output value  $\overline{Q}$  at 0, which maintains both output values.
- Note: inputs of 11 maintain the previous output state!




## SR latch



ਡ	R	Q <sub>T</sub>	$\overline{Q}_{\mathtt{T}}$	Q <sub>T+1</sub>	$\overline{Q}_{T+1}$
0	0	Ж	Ж	1	1
0	1	Х	Х	1	0
1	0	Х	Х	0	1
1	1	0	1	0	1
1	1	1	0	1	0

- $\overline{\mathbb{S}}$  and  $\overline{\mathbb{R}}$  are called "set" and "reset" respectively.
- Note how the circuit "remembers" its signal when going from 10 or 01 to 11.
- Going from 00 to 11 produces unstable behaviour!
  - Depending on which input changes first.

#### SR latch




s	R	Q <sub>T</sub>	$\overline{Q}_{\mathrm{T}}$	Q <sub>T+1</sub>	$\overline{Q}_{T+1}$
0	0	0	1	0	1
0	0	1	0	1	0
0	1	Х	Х	0	1
1	0	Х	Х	1	0
1	1	Ж	Ж	0	0

- In this case, S and R are "set" and "reset".
- In this case, the circuit "remembers" previous output when going from 10 or 01 to 00.
- As with SR latch, unstable behaviour is possible, but this time when inputs go from 11 to 00.

# SR latch timing diagram

 Important to note that the output signals don't change instantaneously.





# More on instability


- Unstable behaviour occurs when a \$\overline{SR}\$ latch's inputs go from 00 to 11, or a \$SR\$ latch's inputs go from 11 to 00.
  - The signals don't change simultaneously, so the outcome depends on which signal changes first.
- Because of the unstable behaviour, 00 is considered a forbidden state in NAND-based \$\overline{SR}\$ latches, and 11 is considered a forbidden state in NOR-based \$R\$ latches.

# Introducing the Clock

- Now we have circuit units that can store high or low values. How can we read from them?
  - For instance, when do we know when the output is ready to be sampled?
  - If the output is high, how can we tell the difference between a single high value and two high values in a row?
- Need some sort of timing signal, to let the circuit know when the output may be sampled.
  - → clock signals.

# Clock signals

 "Clocks" are a regular pulse signal, where the high value indicates



when to update the output of the latch.

Usually drawn as:




■ But looks more like:

# Signal restrictions

- What's the limit to how fast the latch circuit can be sampled?
- Determined by:
  - latency time of transistors
    - Setup and hold time
  - setup time for clock signal
    - Jitter
    - Gibbs phenomenon
- Frequency = how many pulses occur per second, measured in Hertz (or Hz).


#### Clocked SR latch



- Adding another layer of NAND gates to the SR latch gives us a clocked SR latch or gated SR latch)
  - $\, ^{\scriptscriptstyle \rm D} \,$  Basically, a latch with a control input signal  ${\rm C}.$
- The input C is often connected to a pulse signal that alternates regularly between 0 and 1 (clock)


## Clocked SR latch behaviour

- Same behaviour as SR latch, but with timing:
  - Start off with S=0 and
    R=1, like earlier example.
  - If clock is high, the first NAND gates invert those values, which get inverted again in the output.
  - Setting both inputs to 0 maintains the output values.




## Clocked SR latch behaviour

- Continued from previous:
  - Now set the clock low.
  - Even if the inputs change, the low clock input prevents the change from reaching the second stage of NAND gates.
  - Result: the clock needs to be high in order for the inputs to have any effect.




#### Clocked SR latch



- This is the typical symbol for a clocked SR latch.
- This only allows the S and R signals to affect the circuit when the control input (C) is high.
- <u>Note:</u> the small NOT circle after the output is simply the notation to use to denote the inverted output value. It's not an extra NOT gate.


#### Clocked SR latch behaviour



С	s	R	$Q_{T+1}$	Result
0	Х	Х	$Q_{\mathrm{T}}$	no change
1	0	0	$Q_{\mathrm{T}}$	no change
1	0	1	0	reset
1	1	0	1	set
_1_	1	1	3	Undefined

- Assuming the clock is 1, we still have a problem when S and R are both 1, since the state of Q is indeterminate.
  - Better design: prevent S and R from both going high.


# D latch (or gated D-latch)




$\mathbf{Q}_{\mathtt{T}}$	D	$Q_{T+1}$
0	0	0
0	1	1
1	0	0
1	1	1


- By making the inputs to R and S dependent on a single signal D, you avoid the indeterminate state problem.
- The value of D now sets output Q low or high whenever C is high.

#### D latch




- This design is good, but still has problems.
  - i.e. timing issues.






## D-Latch is transparent!

- Transparent means that
  - Any changes to its inputs are visible to the output when control signal (Clock) is 1.
- Key Take-away: The "output of a latch should not be applied directly or through combinational logic to the input of the same or another latch when they all have the same control (clock) signal."




# SR master-slave flip-flop


- A flip-flop is a latched circuit whose output is triggered with the rising edge or falling edge of a clock pulse.
- Example: The SR master-slave flip-flop




# Edge-triggered D flip-flop

- SR flip-flops still have issues of unstable behaviour.
- Solution: D flip-flop
  - $\,{}^{\scriptscriptstyle \rm D}\,$  Connect D latch to the input of a SR latch.
  - Negative-edge triggered flip-flop (like the SR)







- Observe the behaviour:
  - If the clock signal is high, the input to the first flip-flop is sent out to the second.
  - The second flip-flop doesn't do anything until the clock signal goes down again.
  - When it clock goes from high to low, the first flip-flop stops transmitting a signal, and the second one starts.

