Fundamentals of Computer Systems A Single Cycle MIPS Processor

Stephen A. Edwards and Martha A. Kim

Columbia University

Spring 2012

Illustrations Copyright © 2007 Elsevier

Let's Build a Simple Processor

Supported instructions:


- R-type: and, or, addu, subu, slt
- Memory instructions: lw, sw
- Branch instructions: beq

Version 2.0:


- I-type: addiu
- J-type: j


MIPS State Elements

This is the programmer-visible state in the ISA




ALU Interface and Implementation






Fetch instruction from instruction memory: Send the PC to the instruction memory's address





LW	base	rt	offset
1,0,0,0,1,1			


Read the base register






LW	base	rt	offset
1,0,0,0,1,1			

Sign-extend the immediate




LW	base	rt	offset
1,0,0,0,1,1			

Add the base register and the sign-extended immediate to compute the data memory address




LW	base	rt	offset
1,0,0,0,1,1			

Read data from memory and write it back to rt in the register file



LW	base	rt	offset
1,0,0,0,1,1		1 1 1 1	


Add four to the program counter to determine address of the the next instruction to execute



LW 1 0 0 0 1 1	base	rt	offset
I O O O I			

Additional Elements for sw

Read rt from the register file and write it to data memory




SW	base	rt	offset
I O I O I I		1 1 1 1	

Additional Elements for R-Type Instructions

Read from rs and rt

Write ALUResult to rd (instead of rt)




addu rd, rs, rt

SPECIAL	rc	r+	rd	ADD	C
0,0,0,0,0	15	11	rd	0,0,0,0,0 $1,0,0,0$	[0]1

Additional Elements for beq


Determine whether rs and rt are equal Calculate branch target address



beq rs, rt, offset

BEQ	rc	*+	offcot
0,0,0,1,0,0	15	11	onset

Add a controller to complete it




Ор	rs	Funct

R-Type Instruction Encoding

addu rd. rs. rt

audu ru,	rs, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	ADDU 1,0,0,0,0,1
subu rd,	rs, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	SUBU 1,0,0,0,1,1
and rd, ı	rs, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	AND 1,0,0,1,0,0
or rd, rs	s, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	OR 1 _, 0 _, 0 _, 1 _, 0 _, 1
slt rd, ı	rs, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	SLT 1 _, 0 _, 1 _, 0 _, 1 _, 0


The ALU Decoder




Part of the control unit responsible for implementing the opcode *Funct* field.

Funct	ALU Ctrl.	ALU Function
_	010	Add
_	110	Subtract
100001	010	Add
100011	110	Subtract
100100	000	AND
100101	001	OR
101010	111	SIt
	- 100001 100011 100100 100101	Ctrl. - 010 - 110 100001 010 100011 110 100100 000 100101 001


Inst.	OP	RegWrite RegDst ALUSrc Branch MemWrite MemToReg ALUOp
R-type	000000	
1w	100011	
SW	101011	
beq	000100	
_		




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
1w	100011							
SW	101011							
beq	000100							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
1w	100011	1	0	1	0	0	1	00
SW	101011							
beq	000100							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
1w	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
1w	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100	0	-	0	1	0	-	01



Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
1w	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100	0	-	0	1	0	-	01
addiu	001001	Can w	e do this	with our	datapat	h?		




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
lw	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100	0	-	0	1	0	-	01
addiu	001001	1	0	1	0	0	0	00



Additional Elements for the j Instruction

Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp	Jump
R-type	000000	1	1	0	0	0	0	1-	0
1w	100011	1	0	1	0	0	1	00	0
SW	101011	0	-	1	0	1	-	00	0
beq	000100	0	-	0	1	0	-	01	0
addiu	001001	1	0	1	0	0	0	00	0
j	000010	0	-	-	-	0	-		1




Processor Performance

$$\frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}}$$

<u>Seconds</u> Program	How long you have to wait
Instructions Program	Number that must execute to complete the task
Clock Cycles Instruction	CPI: Cycles per instruction
Seconds Clock Cycle	The clock period (1/frequency)


The Critical Path Here: Load from Memory



Instruction Memory to Register File to ALU to Data Memory to Register File

The Critical Path Dictates the Clock Period

Element	Delay		
Register clk-to-Q Register setup Multiplexer ALU Memory Read Register file read Register file setup	$t_{ m pcq-PC}$ $t_{ m setup}$ $t_{ m mux}$ $t_{ m ALU}$ $t_{ m mem}$ $t_{ m RFread}$ $t_{ m RFsetup}$	30 ps 20 25 200 250 250 150	



$$T_C = t_{pcq-PC} + t_{mem-I} + t_{RFread} + t_{ALU} + t_{mem-D} + t_{mux} + t_{RFsetup}$$

$$= (30 + 250 + 150 + 200 + 250 + 25 + 20) \text{ ps}$$

$$= 925 \text{ ps}$$

$$= 1.08 \text{ GHz}$$

Execution Time for Our Single-Cycle Processor

For a 100 billion-instruction task on our single-cycle processor with a 925 ps clock period,

$$\begin{array}{lll} \frac{\text{Seconds}}{\text{Program}} & = & \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}} \\ & = & 100 \times 10^9 \times & 1 & \times & 925 \text{ ps} \\ & = & 92.5 \text{ seconds} \end{array}$$