Part1

2. It is an active low synchronous reset. If reset is low, and after the key be released, the state should become to A.

3.


```
always @(*)
begin: state table
    case (y_Q)
       A: begin
              if (!w) Y_D = A;
              else Y_D = B;
           end
        B: begin
               if(!w) Y_D = A;
              else Y_D = C;
           end
        C: begin
              if(!w) Y_D = E;
              else Y_D = D;
           end
        D: begin
              if(!w) Y_D = E;
              else Y_D = F;
           end
        E: begin
              if(!w) Y_D = A;
              else Y_D = G;
           end
        F: begin
              if(!w) Y D = E;
              else Y D = F;
           end
        G: begin
              if(!w) Y D = A;
             else Y D = C;
           end
        default: Y D = A;
    endcase
end // state table
// State Register (i.e., FFs)
always @ (posedge clock)
begin: state FFs
    if(resetn == 1'b0)
      y Q <= A; // Should set reset state to state A
      y_Q <= Y D;
end // State Register
// Output logic
// Set out_light to 1 to turn on LED when in relevant states
assign out_light = ((y_Q == G) || (y_Q == F));
```




2.

			Register	Register	Register
High-level Step	Control Signals	Register A	В	С	X
Load data into A	Id_a = 1	А	0	0	0
Load data into B	Id_b = 1	А	В	0	0
Load data into C	Id_c = 1	А	В	С	0
Load data into X	Id_x = 1	А	В	С	Х
multiply A & X, store	ld_alu_out = 1'b1; ld_a = 1'b1;	A * X	В	С	Χ
result in A	alu_select_a = 2'b11; alu_select_b = 2'b00; alu_op = 1'b1;				
multiply A & X, store	ld_alu_out = 1'b1; ld_a = 1'b1;	A * X * X	В	С	Х
result in A	alu_select_a = 2'b11; alu_select_b = 2'b00; alu_op = 1'b1;				
multiply B & X, store result in B	<pre>ld_alu_out = 1'b1; ld_b = 1'b1; alu_select_a = 2'b01; alu_select_b = 2'b11; alu_op = 1'b1;</pre>	A*X*X	B*X	С	Х
add B to A, store result in A	<pre>ld_alu_out = 1'b1; ld_a = 1'b1; alu_select_a = 2'b00; alu_select_b = 2'b01; alu_op = 1'b0;</pre>	A*X*X+B*X	B*X	С	X
add C to A, store result in result register	ld_r = 1'b1; alu_select_a = 2'b00; alu_select_b = 2'b10; alu_op = 1'b0;	A*X*X+B*X+C	B*X	С	X


```
⊟module control(
input clk,
input resetn,
input go,
output reg |d_a, |d_b, |d_c, |d_x, |d_r, output reg |d_a|u_out, output reg [1:0] alu_select_a, alu_select_b, output reg alu_op );
                        reg [3:0] current_state, next_state;
                       S_LOAD_B_WAIT
S_LOAD_C_WAIT
S_LOAD_X
S_LOAD_X_WAIT
S_CYCLE_0
S_CYCLE_1
S_CYCLE_1
S_CYCLE_2
S_CYCLE_3
S_CYCLE_4
                       endcase
end // state_table
148
149
150
151
152
153
154
                                // Output logic aka all of our datapath control signals
always @(*)
begin: enable_signals
   // By default make all our signals 0
   ld_alu_out = 1'b0;
   ld_a = 1'b0;
   ld_b = 1'b0;
   ld_c = 1'b0;
   ld_c = 1'b0;
   ld_v = 1'b0;
                154
155
156
157
158
159
160
                                           |u_c
|d_c = 1'bu;
|d_x = 1'b0;
|d_r = 1'b0;
|d_r = 1'b0;
|alu_select_a = 2'b00;
|alu_select_b = 2'b00;
|alu_select_b = 1'b0;
161
162
                                            163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
                 1-0-1-0
                                                                    end
                                                        S_LOAD_B: begin
ld_b = 1 b1
                                                                    end
                                                        S_LOAD_C: begin
                 Ī
                                                                    ld_c = 1 b1;
                                                        S_LOAD_X: begin
ld_x = 1 b1;
end
                                                       end
S_CYCLE_0: begin // Do A <- A * X
Id_alu_out = 1'b1; Id_a = 1'b1; // store result back into A
alu_select_a = 2'b11; // select register X
alu_select_b = 2'b00; // Also select register A
alu_op = 1'b1; // Do multiply operation</pre>
181
182
183
                                                       end
5_CYCLE_1: begin // Do A <- A * x * x
    ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
    alu_select_a = 2'b00; // Select register A
    alu_select_b = 2'b11; // Also select register X
    alu_op = 1'b1; // Do multiply operation
end</pre>
184
185
186
187
188
                                                       end
S_CYCLE_2: begin // Do B <- B * X
    ld_alu_out = 1 b1; ld_b = 1 b1; // store result back into B
    alu_select_a = 2 b01; // select register B
    alu_select_b = 2 b11; // Also select register X
    alu_op = 1 b1; // Do multiply operation</pre>
 189
190
191
192
193
194
195
                                                       end
S_CYCLE_3: begin // Do A <- A * X * X + B * X
    ld_alu_out = 1'b1;    ld_a = 1'b1;    // store result back into A
    alu_select_a = 2'b00;    // select register A
    alu_select_b = 2'b01;    // Also select register B
    alu_op = 1'b0;    // Do Add operation</pre>
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
                                                       end
S_CYCLE_4: begin
    ld_r = 1'b1; // store result in result register
    alu_select_a = 2'b00; // Select register A
    alu_select_b = 2'b10; // Select register C
    alu_op = 1'b0; // Do Add operation
                                             enu
// default: // don't need default since we already made sure all of our outputs
// were assigned a value at the start of the always block
endcase
                                 end // enable_signals
```



6. Simulation for controller



Simulation for datapath



Simulation for whole program

