


CSC258 Lab#2 Xin Luo/ Ruijie Sun 1003069706/

<u>Part A (pre-lab)</u> <u>Ruijie Sun:</u>






HEXIAI high: 1,3,4,5,7,9@0001,0011,0100, 0101/0111/1001 The March March of Est X3 X2 X1 X0 HEXL4] XIXO XIXO XIXO XIXO O 0 O 0 1 ×3×2 ×3×2 HEXIEN = XOX+ X1X0 X1 + X3/1X1 ŀ Ø



HEXI	[3]	high	ι: Ι	2	3 7	1 d=0001,0010,0011,011
Y3 0 0 0 0 0 0 1 1 1 1	X2 0 0 0 1 1 1 0 0 0 0 1 1	X ₁ 0 0 1 1 6 0 1 1 1 1	X0 6 1 0 1 0 1 0 1 0		1) EXIS	

HEX	רות	1.	i .	0 17	(E) 6000,0001,0111,1100
IILX		his	,h :	0 17	() 0000,0001,0111,11
		Y, x		HCX [6]	XIXO XIXO XIXO
6		6		١	<u>y</u> ₃ <u>y</u> ₂ (1)
D	0	6	(. 1	7542 0 0 (1) D
D	0	1	0	6	×3×2 0 0 0
0	0	1	(0	xx 0 0 0 0
0	١	0	6	6	175
0	١	0	1	O	
0	1	1	0	0	HEX[6] = xxxx, + xxxxxot
0	1	1	1	(X341X1X0
1	O	0	0	0	
1	D	6	ł	U	
t	0	1	6	0	•
1	0	1		0	
1	1	O	0	1	1/
1	1	0	1	0	V
1	1	1	0	0	
1	1	(0	
-					

Xin Luo:




D		777	•
Far	7	411	
1	U	-	_


1, HEXID]	high :	1,4,	b, c	(= 1	0001,	0100,	1011	, 110/
-----------	--------	------	------	------	-------	-------	------	--------

	X3	Xz	X,	Xo	DIXJH					
	0		0	0	/		XIX	X,XD	XIXO	XIXO
		0		0	U		-			2
-	0	0	0	- 1		X3 X2	0		0	0
	0	. 0	1	0	0	X3 X2		0	0	()
	0	0	1	1	0					
	0	1	0	0	1	X3 X2	9-	(1)	0	0
	0	1	0	1	0	X3X2	0	0	0	
	0			0	2	2 1 05				0
	I	0	0	0	0	HEX (0) =	XXX	XIXe.	+ X. X	, XIX.2
	1	0	0	ī	0					
	1	0	1	0	0	1	X:X2	X, Xo.	+ X2)	(5 X1 X0
	1	0	I	1	1		t			
	1	1	0	0	0		/		*	
	1	-1-	0	Ĭ	1					-
-	1	-1		0	-0					
	/	,	1	1	0					

HEX[2] high = 5, 6, b, C, F, F => 0101, 0110, 1011, 1100,

X3 X2 X1 X0 HEX	XIXO XIXO XIXO XIXO
	0 X3 X2 0 0 0
0 0 1 0	$\overline{\lambda}, \overline{\lambda} = 0$ (1)
0 1 0 0	X
0 0	X, X, O O
	HOX [1] = X3 X2 X1 X0 + X3 X2 X1 X0
- 0 0 0	+ X2 X1 X0 + X2 X1 X0
- 1 0 1 0	







```
HEX 167 high: 017 ( =) 0000, 0001, 0111, 1100
  X3 X2 X1 X0 HEXITO
                                                    XIXO
                                                            XIXO
                                                             0
                             Xxxx
                                                             0
                              XXX
                                                             0
                             X3 X2
                                                             0
                             HEX (6) = XIXX XI + XIXX XIX + XIXXXXI
                     0
module 7_sequed_decode-( Est, Cz, C,, Co, ho, ho, ho, ho, ho, ho, ho,
   Tuput C., Cz, Ci, Co;
   output ho, ho, ha, ha, ha, hi, ho;
    assign + ho = ( u C3 $ u C2 $ u C3 $ C0 | u C3 $ C2 $ u
           ( Tota $ [112 $ [siz $ [siz $ [112 $ [112 $ [siz $ [siz $ [siz $ ]
    assign HEX[1]=(3(3) $ 5(2) $ uS[1] $ cus[0] | 45[3] $ 5(2) $ uS[1] $ 5
              ( [0] 2 4 [1] 2 + [1] 2 + [1] 2 + [1] 2
    assign HEXE2 = (USB) $ USD $ SID $ SID $ SID $ SID $ SID
                                                   S[3] $ 5 [2] $ 4 5 [0]
    assign HEX (3) = (00 56) $ (52) $ (120) $ (150) \ 4 (50) $ (10) $
                    SET $ [1] $ [1] $ [2] 2 + [1] 2 | [0] 2 + [1] 8 + [5]
    assign HEX(4) = ( us(3) $ 5(0) | us(3) $ 5(2) $ us(0) | us(2) $ 5(1) $ 5(0) )
    assign HEX (5) = (~5(5)$5(1)$5(1)$ $5(0) \ us (3)$ $ us(2)$$ $5(0)
                    us (3) $ us(2) $ s(1) | s(1) $ s(2) $ os(0) $ s(0))
    assign HEX [6] = ( us[] + us[) + s[] | s[] + s[) + us[) |
                                                 (0) $ (1) $ (1) $ (1) 2 =
pud wodue
```

Part B (simulation for part1):

Ruijie Sun:



Xin Luo:



Short answer 3:

The output on the FPGA chip matches the the simulation .

Short answer 4:

The time we need to compile the verilog file and test the results on the FPGA chip is much longer then we directly simulate the result on the ModelSim using .do file.

Part C (Verilog code for Part2)

Ruijie Sun:

```
module mux4to1(u,v,w,x,s1,s2,m);
  input u; //selected when s1 is 0 and s2 is 0
  input v; //selected when s1 is 0 and s2 is 1
     input w; //selected when s1 is 1 and s2 is 0
  input x; //selected when s1 is 1 and s2 is 1
  input s1; //select signal # 1
     input s2; //select signal # 2
     wire A;
     wire B;
     output m; //output
     mux2to1 m1(
       .x(u),
               .y(v),
               .s(s1),
               .m(A)
     );
     mux2to1 m2(
       .x(w),
               .y(x),
               .s(s1),
               .m(B)
     );
     mux2to1 m3(
       .x(A),
               .y(B),
               .s(s2),
               .m(m)
     );
```

endmodule

```
module mux2to1(x, y, s, m);
  input x; //selected when s is 0
  input y; //selected when s is 1
  input s; //select signal
  output m; //output
  assign m = s \& y \mid \sim s \& x;
  // OR
  // assign m = s ? y : x;
```

endmodule

Xin Luo:


```
part I / mux 4601. V
3. module mux4+01 (LEDR, SW);
        input [0:9] SW;
       oudput [0:9] LEDR;
        wire Connection, Connection2;
        merx 2 to 1 m1 (
                       ·x(sw(0]);
                       · y ( SUI)),
                       · s (SW[8]),
                       · m (Connection)
       hux 2to I
                 m2 (
                     · X (SW[2]),
                     · y (Sh T3)),
                     ·5 (SW(8)),
                     · m (Comision) 2)
       mux 2 to 1
                 m3 (
                     ·x (Concelion 1);
                     · y ( Counting 2),
                     · S ( SW[9]),
                     ·m (LEDR [O])
        endruodule
```

PartD: (Verilog code for part3):

Ruijie Sun:


```
module decoder(HEXO, SW);
  input [9:0] SW;
  output [6:0] HEXO;
  decoderr u0(
    .u(SW[0]),
    .v(SW[1]),
    .w(SW[2]),
    .x(SW[3]),
    .HEX00(HEX0[0]),
           .HEX01(HEX0[1]),
           .HEX02(HEX0[2]),
           .HEX03(HEX0[3]),
           .HEX04(HEX0[4]),
           .HEX05(HEX0[5]),
           .HEX06(HEX0[6])
    );
endmodule
module
decoderr(u,v,w,x,HEX00,HEX01,HEX02,HEX03,HEX04,HEX05,HEX06);
  input u;
  input v;
     input w;
  input x;
     output HEX00;
     output HEX01;
     output HEX02;
     output HEX03;
```

endmodule





```
1 1 1 0
? module 7_segment-decoder ( Csv, Cz, C, i, Co, ho, ho, ho, ho, ho, hz, hz, h, l
    Tuput C, Cz, Ci, Co;
    output he, he, he, he, he, hi, ho;
                                                                    $nl
    assign ho = (n C3 $ n C2 $ n C7 $ C0 | n C3 $ 62 $ 40
           us(3) $ us(2) $ us(2) $ s(0) $ s(0) $ (5) $ (5) $
   assign HEX [1]=(3(3) $ 5(2) $ uS(1) $ cus(0) | 45(3) $ 5(2) $ uS(1) $ 5(0)
             ( [0]2 4 [1]2 $ [1]2 $ [0]2 $ (1)2 $ (1)2
    assign HEX[2] = (us(3) $ us(2) $ s(1) {us(0) | S(3) $ s[2] $ s(1)
                                                    S[3] $ 5 [2] $ 4 5[0])
    assign HEX (3) = (00 5(3) & SEZ) & ws(1) & u 5(0) | u 5(2) & u s(1) & s(0)
                    S[2] $ 8[1] $ 5[0] | 5[1] $ u S[2] $ 5[1] $ u S[0] )
    assign HEXA) = (~si3) + si0) | ~s(3) + sie) + vs(0) | ~s(2) + sii) + sio))
    assingu HEX (5) = (~8(5) $ 5(1) $ 5(0) \ us (3) $ us (2) $ 5(0)
                    ~ S (3) $ ~ S(2) $ S(1) | S(3) $ S(2) $ MS(1) $ S(0))
    assign HEX (6) = ( n 5 (3) $ u 5 (6) $ 5 (1) | 5 (3) $ 5 (2) $ u 5 (1) $ u 5 (6) $
                                                 ((03 $ (TZ $ (DZ $ (E) Z ~
 end modue
 inodule to 7_ soy_docoder (SW, HEXD);
    input [3:0] SU;
    output [6:0] HEXD;
                                          work tides
    7-segunt-dewder SI
                      · (3 (SWB)),
                      · G2 (SWIZ),
                                         b-bid oudquit
                      · (, (5W 47),
                      · Co (SUTO]),
                      · 46 (HEXUGI),
                      · hr (HEXOLF)).
                      · 64 (HEXD(4)),
                      · hs (ffexOs),
                      · he (HEXD2),
                      · h, (HEXO(1))
                     · ho (HEXEGO)
                     );
    end module.
```



Part E:

- 1. We can be familiar with the process of handling the FPGA chip and understand how the circuit work.
- 2. The most interesting part of this lab is to do it by our self instead of learn from book.
- 3. If there can be more TAs in the lab to check our work, the lab time will be much shorter because most people finish their work but TA don't have time to check, we always need to wait for a longer time than we actually need.