

## CSC258 Prelab

### Part1

2. It is an active low synchronous reset. If reset is low, and after the key be released, the state should become to A.
- 3.

```


always @(*)
begin: state_table
    case (Y_Q)
        A: begin
            if (!w) Y_D = A;
            else Y_D = B;
        end
        B: begin
            if(!w) Y_D = A;
            else Y_D = C;
        end
        C: begin
            if(!w) Y_D = E;
            else Y_D = D;
        end
        D: begin
            if(!w) Y_D = E;
            else Y_D = F;
        end
        E: begin
            if(!w) Y_D = A;
            else Y_D = G;
        end
        F: begin
            if(!w) Y_D = E;
            else Y_D = F;
        end
        G: begin
            if(!w) Y_D = A;
            else Y_D = C;
        end
        default: Y_D = A;
    endcase
end // state_table

// State Register (i.e., FFs)
always @(posedge clock)
begin: state_FF
    if(resetn == 1'b0)
        Y_Q <= A; // Should set reset state to state A
    else
        Y_Q <= Y_D;
end // State Register

// Output logic
// Set out_light to 1 to turn on LED when in relevant states
assign out_light = ((Y_Q == G) || (Y_Q == F));

```

4.



Part2:  
2.

High-level Step	Control Signals	Register A	Register B	Register C	Register X
Load data into A	ld_a = 1	A	0	0	0
Load data into B	ld_b = 1	A	B	0	0
Load data into C	ld_c = 1	A	B	C	0
Load data into X	ld_x = 1	A	B	C	X
multiply A & X, store result in A	ld_alu_out = 1'b1; ld_a = 1'b1; alu_select_a = 2'b11; alu_select_b = 2'b00; alu_op = 1'b1;	$A * X$	B	C	X
multiply A & X, store result in A	ld_alu_out = 1'b1; ld_a = 1'b1; alu_select_a = 2'b11; alu_select_b = 2'b00; alu_op = 1'b1;	$A * X * X$	B	C	X
multiply B & X, store result in B	ld_alu_out = 1'b1; ld_b = 1'b1; alu_select_a = 2'b01; alu_select_b = 2'b11; alu_op = 1'b1;	$A * X * X$	$B * X$	C	X
add B to A, store result in A	ld_alu_out = 1'b1; ld_a = 1'b1; alu_select_a = 2'b00; alu_select_b = 2'b01; alu_op = 1'b0;	$A * X * X + B * X$	$B * X$	C	X
add C to A, store result in result register	ld_r = 1'b1; alu_select_a = 2'b00; alu_select_b = 2'b10; alu_op = 1'b0;	$A * X * X + B * X + C$	$B * X$	C	X


4.

```


99 module control(
100     input clk,
101     input resetn,
102     input go,
103
104     output reg ld_a, ld_b, ld_c, ld_x, ld_r,
105     output reg ld_alu_out,
106     output reg [1:0] alu_select_a, alu_select_b,
107     output reg alu_op
108 );
109
110 reg [3:0] current_state, next_state;
111
112 localparam S_LOAD_A = 4'd0,
113             S_LOAD_A_WAIT = 4'd1,
114             S_LOAD_B = 4'd2,
115             S_LOAD_B_WAIT = 4'd3,
116             S_LOAD_C = 4'd4,
117             S_LOAD_C_WAIT = 4'd5,
118             S_LOAD_X = 4'd6,
119             S_LOAD_X_WAIT = 4'd7,
120             S_CYCLE_0 = 4'd8,
121             S_CYCLE_1 = 4'd9,
122             S_CYCLE_2 = 4'd10,
123             S_CYCLE_3 = 4'd11,
124             S_CYCLE_4 = 4'd12;
125
126 // Next state logic aka our state table
127 always@(*)
128 begin: state_table
129     case (current_state)
130         S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A; // Loop in current state until value is input
131         S_LOAD_A_WAIT: next_state = go ? S_LOAD_A_WAIT : S_LOAD_B; // Loop in current state until go signal goes low
132         S_LOAD_B: next_state = go ? S_LOAD_B_WAIT : S_LOAD_B; // Loop in current state until value is input
133         S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT : S_LOAD_C; // Loop in current state until go signal goes low
134         S_LOAD_C: next_state = go ? S_LOAD_C_WAIT : S_LOAD_C; // Loop in current state until value is input
135         S_LOAD_C_WAIT: next_state = go ? S_LOAD_C_WAIT : S_LOAD_X; // Loop in current state until go signal goes low
136         S_LOAD_X: next_state = go ? S_LOAD_X_WAIT : S_LOAD_X; // Loop in current state until value is input
137         S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE_0; // Loop in current state until go signal goes low
138         S_CYCLE_0: next_state = S_CYCLE_1;
139         S_CYCLE_1: next_state = S_CYCLE_2;
140         S_CYCLE_2: next_state = S_CYCLE_3;
141         S_CYCLE_3: next_state = S_CYCLE_4;
142         S_CYCLE_4: next_state = S_LOAD_A; // we will be done our two operations, start over after
143         default: next_state = S_LOAD_A;
144     endcase
145 end // state_table
146
147
148 // output logic aka all of our datapath control signals
149 always @(*)
150 begin: enable_signals
151     // By default make all our signals 0
152     ld_alu_out = 1'b0;
153     ld_a = 1'b0;
154     ld_b = 1'b0;
155     ld_c = 1'b0;
156     ld_x = 1'b0;
157     ld_r = 1'b0;
158     alu_select_a = 2'b00;
159     alu_select_b = 2'b00;
160     alu_op = 1'b0;
161
162     case (current_state)
163         S_LOAD_A: begin
164             ld_a = 1'b1;
165         end
166         S_LOAD_B: begin
167             ld_b = 1'b1;
168         end
169         S_LOAD_C: begin
170             ld_c = 1'b1;
171         end
172         S_LOAD_X: begin
173             ld_x = 1'b1;
174         end
175         S_CYCLE_0: begin // Do A <- A * X
176             ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
177             alu_select_a = 2'b11; // Select register X
178             alu_select_b = 2'b00; // Also select register A
179             alu_op = 1'b1; // Do multiply operation
180         end
181         S_CYCLE_1: begin // Do A <- A * X * X
182             ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
183             alu_select_a = 2'b00; // Select register A
184             alu_select_b = 2'b11; // Also select register X
185             alu_op = 1'b1; // Do multiply operation
186         end
187         S_CYCLE_2: begin // Do B <- B * X
188             ld_alu_out = 1'b1; ld_b = 1'b1; // store result back into B
189             alu_select_a = 2'b01; // Select register B
190             alu_select_b = 2'b11; // Also select register X
191             alu_op = 1'b1; // Do multiply operation
192         end
193         S_CYCLE_3: begin // Do A <- A * X * X + B * X
194             ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
195             alu_select_a = 2'b00; // Select register A
196             alu_select_b = 2'b01; // Also select register B
197             alu_op = 1'b0; // Do Add operation
198         end
199         S_CYCLE_4: begin
200             ld_r = 1'b1; // store result in result register
201             alu_select_a = 2'b00; // Select register A
202             alu_select_b = 2'b10; // Select register C
203             alu_op = 1'b0; // Do Add operation
204         end
205         // default: // don't need default since we already made sure all of our outputs
206         // were assigned a value at the start of the always block
207     endcase
208 end // enable_signals
209
210

```


5.



## 6. Simulation for controller



## Simulation for datapath



## Simulation for whole program

