Klingl															
Opcode Hex	Addr Stack Direction	Addr Stack enable	JMP	HOP	Counter Select	Reserved	RAM WE	Display WE	ALU select	Source MUX	Register WE	Command Hex	Function	Operation	Machine Code
	Bit 15	Bit 14	Bit 13	Bit 12		Bit 10	Bit 9	Bit 8	Bits 7,6,5,3	Bits 3,2,1	Bit 0				
0000	0	0	0	0	0	0	0	0	0000	000	0	00	NO OP	No Operation	00000 0000 0000 0000
001	0	0	0	0	0	0	0	0	0000	000	1	01	LD Rd DD	Rd <= Data	00001 dddd DDDD DDDD
005	0	0	0	0	0	0	0	0	0000	010	1	02	MOV Rd Ra	Rd <= Ra	00010 dddd aaaa 0000
100	0	0	0	0	0	0	0	1	0000	000	0	03	DISP Ra	Display Ra on Display	00011 0000 aaaa 0000
												0.5			
800	0	0	0	1	1	0		0	0000	000	0		HOP DD	Counter Position <= Counter Position + DD	00101 0000 DDDD DDDD
	1	1	0	0	0	0			0000	000	0		LOC	Stack <= Counter Position + 1	00110 0000 0000 0000
2800	0	0	1	0	1	0			0000	000	0		GOTO DD	Counter Position <= DD	00111 0000 DDDD DDDD 01000 0000 DDDD DDDD
800	1	1	1	0	1	U	U	U	0000	000	0	08	BRANCH DD	Stack <= Counter Position + 1 Counter Position <= DD	01000 0000 0000 0000
1000	0	1	0	0	0	0	0	0	0000	000	0	09	SPOP	Stack pop[0]	01001 0000 0000 0000
2000	0	0	1	0	0	0	0	0	0000	000	0	0a	LOOP	Counter Position <= Stack	01010 0000 0000 0000
5000	0	1	1	0	0	0	0	0	0000	000	0	0b	RETURN	Counter Position <= Stack	01011 0000 0000 0000
														Stack pop[0]	
												0.1	CT005 0 01	24472 1 24	24404 2000
208	0	0	0	0	0	0		0	0000	100	0		STORE Ra Rb	RAM[Ra] <= Rb	01101 0000 aaaa bbbb
009	0	0	0	0	0	0	0	0	0000	100	1	0e	READ Rd Ra	Rd <= RAM[Ra]	01110 dddd aaaa 0000
003	0	0	0	0	0	0	0	0	0000	001	1	10	NOT Rd Ra	Pd <= NOT Pa	10000 dddd aaaa 0000
	0	0	0	0	0	0			0000	001			AND Rd Ra Rb	Rd <= NOT Ra Rd <= Ra AND Rb	10000 dddd aaaa 0000 10001 dddd aaaa bbbb
	0	0	0	0	0	0			0001	001	1		OR Rd Ra Rb	Rd <= Ra AND RD Rd <= Ra OR Rb	10001 dddd aaaa bbbb
	0	0	0	0	0	0			0010	001	1		XOR Rd Ra Rb	Rd <= Ra XOR Rb	10010 dddd aaaa bbbb
043	0	0	0	0	0	0			0100	001	1		SHL Rd Ra	Rd <= Ra << 1	10100 dddd aaaa 0000
	0	0	0	0	0	0			0101	001	1		SHR Rd Ra	Rd <= Ra >> 1	10101 dddd aaaa 0000
063	0	0	0	0	0	0			0110	001	1		ADD Rd Ra Rb	Rd <= Ra + Rb	10110 dddd aaaa bbbb
	0	0	0	0	0	0			0111	001	1		SUB Rd Ra Rb	Rd <= Ra - Rb	10111 dddd aaaa bbbb
083	0	0	0	0	0	0	0	0	1000	001	1	18	MULT Rd Ra Rb	Rd <= Ra * Rb	11000 dddd aaaa bbbb
093	0	0	0	0	0	0	0	0	1001	001	1	19	DIV Rd Ra Rb	Rd <= Ra / Rb	11001 dddd aaaa bbbb
0a3	0	0	0	0	0	0	0	0	1010	001	1	1a	EQL Rd Ra Rb	Rd <= Ra == Rb (boolean 1 or 0)	11010 dddd aaaa bbbb
0b3	0	0	0	0	0	0	_	0	1011	001	1			Rd <= Ra > Rb (boolean 1 or 0)	11011 dddd aaaa bbbb
8c0	0	0	0	0	1	0	0	0	1100	000	0	1c	TEST Ra D	If (Ra == 1) Counter Position <= Counter Position + 1	11100 0000 aaaa DDDD
														Counter Position <= Counter Position + 1 Else	
														Counter Position <= Counter Position + 1 +	D
0d3	0	0	0	0	0	0	0		1101	001	1		ASCIIO Rd Ra	Rd <= (ASCII[0]) Ra	11101 dddd aaaa 0000
0e3	0	0	0	0	0	0	0		1110	001	1		ASCII1 Rd Ra	Rd <= (ASCII[1]) Ra	11110 dddd aaaa 0000
0f3	0	0	0	0	0	0	0	0	1111	001	1	1f	ASCII2 Rd Ra	Rd <= (ASCII[2]) Ra	11111 dddd aaaa 0000
			-												