

asic\_core:1

memory\_switch

logic\_module

logic\_chip

mem

k\_generator

k\_gen

asic\_core

