ASSIGNMENT X - BACK END / GROUP PROJECT

32-bit RISC-V processor

Floorplanning through routing, timing analysis and physical checks

Team member	Registration number	Lab slot
Shiv Sriram V	24BVD0168	L21+L22

Five elastic stages: instruction fetch, decode, execute, memory and writeback. The physical design includes the processor and its iterative multiply/divide unit. Instruction/data memory, caches, the accelerator and chip IO pads are outside this GDS boundary.

Implementation platform: public Nangate45 / FreePDK45, typical Liberty corner at 1.1 V and 25 C. Clock target: 10 ns. Results are measured from saved tool runs; limitations are identified alongside the corresponding checks.

Prepared against the supplied assignment question paper. Screenshots are actual tool windows captured on an isolated Linux X11 display; terminal figures explicitly review recorded logs. Full source, logs and databases accompany the project.

Implementation outcome and boundaries

Metric	Result
Physical top	rv32_pipeline including rv32_muldiv
Die dimensions	292.425 x 292.425 um
Core dimensions	272.270 x 270.200 um; area 73567.354 um2
Final cell area / utilization	36027 um2 / 49% (tool-rounded; excludes filler inflation)
Post-route setup / hold slack	6.44 ns / 0.02 ns; extracted RC, typical corner
Detailed-router design-rule markers	0
Electrical limitations	8 maximum-capacitance violations; worst excess 11.10 fF
Independent GDS DRC	43 markers; see physical-verification section
LVS status	PASS: routed processor topology and all 443 named top ports match

Tools and reproducible environment

Tool / input	Version or identity
yosys	Yosys 0.9 (git sha1 1979e0b)
iverilog	Icarus Verilog version 11.0 (stable) ()
verilator	Verilator 4.038 2020-07-11 rev v4.036-114-g0cd4a57ad
openroad	v2.0-17598-ga008522d8
klayout	KLayout 0.30.12
gcc	riscv64-unknown-elf-gcc () 10.2.0

Platform checkout: 6101364b2d7909dd797e1e3e7f80695401cfa4e4. The official Ubuntu 22.04 OpenROAD release and its SHA256 are recorded in reports/toolchain_installation.json. No commercial libraries were required.

Toolchain verification

Actual version-command output captured in xterm. The installation package and platform revision are pinned in the project.

```
+ cat build/evidence/tools_review.txt
OPEN-SOURCE TOOLCHAIN - actual installed versions

yosys: Yosys 0.9 (git sha1 1979e0b)
iverilog: Icarus Verilog version 11.0 (stable) ()
verilator: Verilator 4.038 2020-07-11 rev v4.036-114-g0cd4a57ad
openroad: v2.0-17598-ga008522d8
klayout: KLayout 0.30.12
gcc: riscv64-unknown-elf-gcc () 10.2.0
platform_commit: 6101364b2d7909dd797e1e3e7f80695401cfa4e4

Platform: public Nangate45 / FreePDK45
Physical scope: core only; no SoC SRAM or pad ring
Analysis: typical corner; not foundry signoff
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Floorplanning

A square floorplan targets 40% initial cell utilization with approximately 10 um core margins. Rows snap to the 0.19 x 1.4 um standard-cell site. Pins are distributed on metal5/metal6. The extra whitespace accommodates repair buffers and routing; no SRAM macros or IO pads are placed.

Metric	Measured result
Cell area	29686.0 um2 (rounded by tool)
Cell utilization	40% (rounded by tool)
Setup slack / hold slack	-5.64 ns / 0.03 ns
Database / reports	build/asic/2_floorplan.odb, .def, .sdc, _setup.rpt and _hold.rpt

Representative stage command: initialize_floorplan -utilization 40 -aspect_ratio 1 -core_space 10

Floorplanning - tool results

Recorded stage metrics and the beginning of a real setup path from the corresponding STA report. Refer to the full report for every path arc.

```
+ cat build/evidence/2_floorplan_review.txt
PHYSICAL STAGE: 2_floorplan
Command: openroad -exit asic/open/flow.tcl
Source: build/asic/flow.log
Die: [0.0, 0.0, 292.425, 292.425] um
Core: [10.07, 11.2, 282.34, 281.4] um

cell_area_um2_rounded: 29686.0
utilization_percent_rounded: 40
setup_wns_ns: -5.64
hold_wns_ns: 0.03


Startpoint: rst (input port clocked by core_clk)
Endpoint: _34217_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v rst (in)
   4.30    5.30 ^ _16598_/ZN (INV_X1)
   8.09   13.39 v _17301_/ZN (NAND2_X1)
   1.85   15.24 ^ _29018_/ZN (NOR2_X1)
   0.10   15.33 v _29996_/ZN (OAI211_X1)
   0.07   15.40 ^ _29997_/ZN (OAI211_X1)
   0.00   15.40 ^ _34217_/D (DFF_X1)
          15.40   data arrival time
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Floorplanning - physical view

Actual OpenROAD view of 2_floorplan.odb. The stage database and constraints are loaded from the implementation output; no layout geometry is drawn for this report.



Power planning

Global VDD/VSS connections feed metal1 follow-pin rails. Metal4 stripes are 0.48 um wide at 40 um pitch; metal7 straps are 1.4 um wide at 30 um pitch. A metal6/metal7 ring uses 1.4 um widths, 1.0 um spacing and 3.0 um core offset. Via connections join metal1-metal4, metal4-metal7 and metal6-metal7. The final power-grid check verifies connectivity, not package supply or IR-drop signoff.

Metric	Measured result
Cell area	29686.0 um2 (rounded by tool)
Cell utilization	40% (rounded by tool)
Setup slack / hold slack	-5.64 ns / 0.03 ns
Database / reports	build/asic/3_power.odb, .def, .sdc, _setup.rpt and _hold.rpt

Representative stage command: pdngen -failed_via_report build/asic/pdn_failed_vias.rpt

Power planning - tool results

Recorded stage metrics and the beginning of a real setup path from the corresponding STA report. Refer to the full report for every path arc.

```
+ cat build/evidence/3_power_review.txt
PHYSICAL STAGE: 3_power
Command: openroad -exit asic/open/flow.tcl
Source: build/asic/flow.log
Die: [0.0, 0.0, 292.425, 292.425] um
Core: [10.07, 11.2, 282.34, 281.4] um

cell_area_um2_rounded: 29686.0
utilization_percent_rounded: 40
setup_wns_ns: -5.64
hold_wns_ns: 0.03


Startpoint: rst (input port clocked by core_clk)
Endpoint: _34217_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v rst (in)
   4.30    5.30 ^ _16598_/ZN (INV_X1)
   8.09   13.39 v _17301_/ZN (NAND2_X1)
   1.85   15.24 ^ _29018_/ZN (NOR2_X1)
   0.10   15.33 v _29996_/ZN (OAI211_X1)
   0.07   15.40 ^ _29997_/ZN (OAI211_X1)
   0.00   15.40 ^ _34217_/D (DFF_X1)
          15.40   data arrival time
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Power planning - physical view

Actual OpenROAD view of 3_power.odb. The stage database and constraints are loaded from the implementation output; no layout geometry is drawn for this report.



Placement

Routability-driven global placement is followed by electrical repair, resizing and legalization. One-site padding reserves space between cells. Initial synthesis slew/capacitance violations motivate repair. The resulting area increase is reported separately from the synthesis area; placement is checked for overlaps and row/site legality.

Metric	Measured result
Cell area	35139.0 um2 (rounded by tool)
Cell utilization	48% (rounded by tool)
Setup slack / hold slack	6.32 ns / 0.03 ns
Database / reports	build/asic/4_placement.odb, .def, .sdc, _setup.rpt and _hold.rpt

Representative stage command: global_placement -density 0.55 -routability_driven; detailed_placement

Placement - tool results

Recorded stage metrics and the beginning of a real setup path from the corresponding STA report. Refer to the full report for every path arc.

```
+ cat build/evidence/4_placement_review.txt
PHYSICAL STAGE: 4_placement
Command: openroad -exit asic/open/flow.tcl
Source: build/asic/flow.log
Die: [0.0, 0.0, 292.425, 292.425] um
Core: [10.07, 11.2, 282.34, 281.4] um

cell_area_um2_rounded: 35139.0
utilization_percent_rounded: 48
setup_wns_ns: 6.32
hold_wns_ns: 0.03


Startpoint: dr (input port clocked by core_clk)
Endpoint: _33163_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v dr (in)
   0.09    1.09 ^ _17293_/ZN (AOI21_X1)
   0.03    1.12 v _17294_/ZN (INV_X1)
   0.06    1.18 ^ _17295_/ZN (AOI21_X4)
   0.03    1.21 v _17823_/ZN (NOR2_X1)
   0.05    1.26 ^ _17824_/ZN (NOR2_X2)
   0.14    1.41 ^ _17840_/ZN (OR4_X4)
   0.14    1.55 v _18360_/Z (MUX2_X2)
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Placement - physical view

Actual OpenROAD view of 4_placement.odb. The stage database and constraints are loaded from the implementation output; no layout geometry is drawn for this report.



Clock tree synthesis

TritonCTS builds a clustered tree from the clk input. Clock inverters and clock nets are repaired, the new buffers are legalized and clocks become propagated for timing. The recorded run creates 442 clock buffers, with 405 leaf buffers; path depth is 3-4 and the reported maximum tree level is 5. The original 0.2 ns hold uncertainty exhausted repair limits; the revised hold budget is 0.05 ns while setup stays 0.2 ns. This is a disclosed constraint revision, not closure against the earlier hold budget.

Metric	Measured result
Cell area	36027.0 um2 (rounded by tool)
Cell utilization	49% (rounded by tool)
Setup slack / hold slack	6.51 ns / 0.02 ns
Database / reports	build/asic/5_cts.odb, .def, .sdc, _setup.rpt and _hold.rpt

Representative stage command: clock_tree_synthesis -root_buf CLKBUF_X3 -buf_list {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}

Clock tree synthesis - tool results

Recorded stage metrics and the beginning of a real setup path from the corresponding STA report. Refer to the full report for every path arc.

```
Die: [0.0, 0.0, 292.425, 292.425] um
Core: [10.07, 11.2, 282.34, 281.4] um

cell_area_um2_rounded: 36027.0
utilization_percent_rounded: 49
setup_wns_ns: 6.51
hold_wns_ns: 0.02


Startpoint: dr (input port clocked by core_clk)
Endpoint: _33162_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   1.00    1.00 v input external delay
   0.00    1.00 v dr (in)
   0.09    1.09 ^ _17293_/ZN (AOI21_X1)
   0.03    1.12 v _17294_/ZN (INV_X1)
   0.06    1.18 ^ _17295_/ZN (AOI21_X4)
   0.03    1.21 v _17823_/ZN (NOR2_X1)
   0.05    1.26 ^ _17824_/ZN (NOR2_X2)
   0.14    1.41 ^ _17840_/ZN (OR4_X4)
   0.14    1.55 v _18360_/Z (MUX2_X2)
[INFO CTS-0018]     Created 442 clock buffers.
[INFO CTS-0015]     Created 442 clock nets.
[INFO CTS-0100]  Leaf buffers 405
[INFO CTS-0102]  Path depth 3 - 4
[INFO RSZ-0033] No hold violations found.
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Clock tree synthesis - physical view

Actual OpenROAD view of 5_cts.odb. The stage database and constraints are loaded from the implementation output; no layout geometry is drawn for this report.



Global routing

Signals use metal2-metal10 and clocks metal4-metal10. Routing capacities are reduced by 30% to reserve resources. The final global-congestion table reports zero overflow on every layer, 31.78% total resource use and 562,947 um global wirelength. Global routing writes guides for detailed routing. Timing here uses global-route parasitic estimates; it is not the extracted final timing.

Metric	Measured result
Cell area	36027.0 um2 (rounded by tool)
Cell utilization	49% (rounded by tool)
Setup slack / hold slack	6.49 ns / 0.02 ns
Database / reports	build/asic/6_global_route.odb, .def, .sdc, _setup.rpt and _hold.rpt

Representative stage command: global_route -congestion_iterations 100 -verbose

Global routing - tool results

Recorded stage metrics and the beginning of a real setup path from the corresponding STA report. Refer to the full report for every path arc.

```
+ cat build/evidence/6_global_route_review.txt
PHYSICAL STAGE: 6_global_route
Command: openroad -exit asic/open/flow.tcl
Source: build/asic/flow.log
Die: [0.0, 0.0, 292.425, 292.425] um
Core: [10.07, 11.2, 282.34, 281.4] um

cell_area_um2_rounded: 36027.0
utilization_percent_rounded: 49
setup_wns_ns: 6.49
hold_wns_ns: 0.02


Startpoint: dr (input port clocked by core_clk)
Endpoint: _33162_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   1.00    1.00 v input external delay
   0.00    1.00 v dr (in)
   0.09    1.09 ^ _17293_/ZN (AOI21_X1)
   0.03    1.12 v _17294_/ZN (INV_X1)
   0.06    1.18 ^ _17295_/ZN (AOI21_X4)
   0.03    1.21 v _17823_/ZN (NOR2_X1)
   0.05    1.26 ^ _17824_/ZN (NOR2_X2)
   0.13    1.39 ^ _17840_/ZN (OR4_X4)
   0.15    1.54 v _18360_/Z (MUX2_X2)
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Global routing - physical view

Actual OpenROAD view of 6_global_route.odb. The stage database and constraints are loaded from the implementation output; no layout geometry is drawn for this report.



Detailed routing and extraction

Detailed routing resolves track assignment and vias using the guides. Standard-cell filler masters complete row gaps. The flow exports routed DEF and mapped Verilog, extracts routed RC with OpenRCX, writes/reads SPEF and reports setup/hold with propagated clocks. The final cell area is a logic/repair-area metric, not the die area or a full-chip pad/memory area.

Metric	Measured result
Cell area	36027.0 um2 (rounded by tool)
Cell utilization	49% (rounded by tool)
Setup slack / hold slack	6.44 ns / 0.02 ns
Database / reports	build/asic/7_final.odb, .def, .sdc, _setup.rpt and _hold.rpt

Representative stage command: detailed_route; extract_parasitics; write_spef; read_spef

Detailed routing and extraction - tool results

Recorded stage metrics and the beginning of a real setup path from the corresponding STA report. Refer to the full report for every path arc.

```
PHYSICAL STAGE: 7_final
Command: openroad -exit asic/open/flow.tcl
Source: build/asic/flow.log
Die: [0.0, 0.0, 292.425, 292.425] um
Core: [10.07, 11.2, 282.34, 281.4] um

cell_area_um2_rounded: 36027.0
utilization_percent_rounded: 49
setup_wns_ns: 6.44
hold_wns_ns: 0.02


Startpoint: dr (input port clocked by core_clk)
Endpoint: _33162_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   1.00    1.00 v input external delay
   0.00    1.00 v dr (in)
   0.09    1.09 ^ _17293_/ZN (AOI21_X1)
   0.03    1.12 v _17294_/ZN (INV_X1)
   0.06    1.18 ^ _17295_/ZN (AOI21_X4)
   0.03    1.21 v _17823_/ZN (NOR2_X1)
   0.05    1.26 ^ _17824_/ZN (NOR2_X2)
   0.13    1.39 ^ _17840_/ZN (OR4_X4)
   0.15    1.55 v _18360_/Z (MUX2_X2)
Router DRVs: 0
FLOW_COMPLETE: True
+ set +x

Recorded log review complete. Original logs retained in build/.
```


Detailed routing and extraction - physical view

Actual OpenROAD view of 7_final.odb. The stage database and constraints are loaded from the implementation output; no layout geometry is drawn for this report.



Clock tree hierarchy in OpenROAD

Actual Clock Tree Viewer for core_clk after CTS. The buffer hierarchy supplements the placed clock-buffer view and recorded tree metrics.



Hold-budget revision and failed attempts

Both failed logs are preserved. The final run uses a disclosed 50 ps hold uncertainty; it does not establish closure against the original 200 ps hold budget.

```
+ cat build/evidence/cts_constraint_revision_review.txt
CTS CONSTRAINT REVISION - preserved failed attempts
Original uncertainty: setup=0.2 ns and hold=0.2 ns
Final uncertainty: setup=0.2 ns and hold=0.05 ns

Source: build/evidence/cts_first_attempt.log
delta HPWL                     3 %

[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 2663 endpoints with hold violations.
[WARNING RSZ-0066] Unable to repair all hold violations.
[INFO RSZ-0032] Inserted 3774 hold buffers.
[ERROR RSZ-0060] Max buffer count reached.
Error: flow.tcl, 70 RSZ-0060

Source: build/evidence/cts_second_attempt.log
_21957_/Z                             120.85  123.09   -2.24 (VIOLATED)

[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 2663 endpoints with hold violations.
[WARNING RSZ-0066] Unable to repair all hold violations.
[INFO RSZ-0032] Inserted 9432 hold buffers.
[ERROR RSZ-0060] Max buffer count reached.
Error: flow.tcl, 71 RSZ-0060

Final run: no hold violations before repair under the revised budget.
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Timing analysis and closure assessment

Stage	Cell area (um2)	Util.	Setup slack (ns)	Hold slack (ns)
1_synth	29686.0	N/A	-5.64	0.03
4_placement	35139.0	48%	6.32	0.03
5_cts	36027.0	49%	6.51	0.02
6_global_route	36027.0	49%	6.49	0.02
7_final	36027.0	49%	6.44	0.02

Worst reported setup path: dr (input port clocked by core_clk) to _33162_ (rising edge-triggered flip-flop clocked by core_clk). Source latency is about 0.27 ns and target latency about 0.24 ns; the reported 0.23 ns setup-skew term includes 0.2 ns uncertainty.

Positive slack means the checked paths satisfy the specified single-corner constraints. The hold result applies to a 0.05 ns hold uncertainty; the original blanket 0.2 ns assumption failed repair. Input/output delays remain 1 ns. Setup uncertainty remains 0.2 ns.

Synthesis has no physical parasitics; placement uses placement estimates; global routing uses guide-based estimates; final timing uses extracted SPEF and propagated clocks. No fast/slow PVT analysis, process-variation derating, crosstalk signoff or package timing is claimed.

Post-route critical timing paths

OpenROAD Timing Report after loading final ODB, propagated-clock constraints and extracted SPEF. The detailed route does not by itself establish multi-corner signoff.

Timing Report

Settings | Columns | Update

Setup | Hold

Capture Clock	Required	Arrival	Slack	Skew	Logic Delay	Logic Depth	Fanout	Start	End
core_clk	10.017	3.581	6.436	-0.055	2.581	60	208	dr	_33162_/D
core_clk	10.023	3.586	6.437	-0.059	2.497	62	186	dr	_33164_/D
core_clk	10.023	3.578	6.445	-0.059	2.489	62	184	dp	_33164_/D
core_clk	10.023	3.577	6.446	-0.059	2.488	62	182	derr	_33164_/D
core_clk	10.023	3.575	6.448	-0.059	2.486	62	182	derr	_33164_/D
core_clk	10.023	3.575	6.449	-0.059	2.485	62	182	derr	_33164_/D
core_clk	10.023	3.570	6.453	-0.059	2.570	62	212	dr	_33164_/D
core_clk	10.026	3.566	6.460	-0.061	2.566	60	209	dr	_33163_/D
core_clk	10.017	3.550	6.467	-0.055	2.550	60	209	dr	_33162_/D
core_clk	10.023	3.554	6.469	-0.059	2.554	62	213	dr	_33164_/D
core_clk	10.020	3.544	6.476	-0.058	2.544	56	203	dr	_33193_/D
core_clk	10.022	3.538	6.484	-0.059	2.449	59	183	dr	_33294_/D
core_clk	10.022	3.536	6.485	-0.059	2.447	60	184	dr	_33196_/D
core_clk	10.026	3.535	6.491	-0.061	2.535	60	210	dr	_33163_/D

Data Path Details | Capture Path Details

Pin	Fanout	⇅	Time	Delay	Slew	Load
dr	1	↓	1.000	1.000	0.100	18.970
clock network delay			1.000	0.000		
_17293_/B2 (AOI21_X1)		↓	1.002	0.002	0.103	
_17293_/ZN (AOI21_X1)	2	↑	1.090	0.088	0.047	4.802
_17294_/A (INV_X1)		↑	1.091	0.000	0.047	
_17294_/ZN (INV_X1)	2	↓	1.119	0.029	0.019	9.419
_17295_/B1 (AOI21_X4)		↓	1.120	0.000	0.019	
_17295_/ZN (AOI21_X4)	6	↑	1.180	0.060	0.059	30.618
_17823_/A2 (NOR2_X1)		↑	1.180	0.001	0.059	
_17823_/ZN (NOR2_X1)	2	↓	1.210	0.030	0.021	7.636
_17824_/A2 (NOR2_X2)		↓	1.211	0.001	0.021	
_17824_/ZN (NOR2_X2)	2	↑	1.263	0.052	0.033	11.172
_17840_/A2 (OR4_X4)		↑	1.264	0.000	0.033	
_17840_/ZN (OR4_X4)	53	↑	1.393	0.129	0.120	245.662

Remaining electrical violations

The final maximum-capacitance table contains eight violating pins. These are separate from setup/hold timing and from geometry-based DRC.

```
+ cat build/evidence/electrical_review.txt
POST-ROUTE ELECTRICAL CONSTRAINT VIOLATIONS
Source: build/asic/flow.log (last max capacitance report)
Units: capacitance in fF; slack is limit minus actual



Pin                                   Limit     Cap   Slack
------------------------------------------------------------
_21957_/Z                            120.85  131.95  -11.10 (VIOLATED)
_18746_/ZN                            41.50   47.14   -5.64 (VIOLATED)
_25003_/ZN                           233.15  237.43   -4.28 (VIOLATED)
_17840_/ZN                           241.70  245.66   -3.96 (VIOLATED)
_17298_/ZN                           106.81  108.07   -1.26 (VIOLATED)
_33060_/Q                            121.15  121.79   -0.64 (VIOLATED)
_33056_/Q                            121.15  121.27   -0.11 (VIOLATED)
_20569_/ZN                           106.81  106.83   -0.02 (VIOLATED)

[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0040] All shapes on net VSS are connected.
FLOW_COMPLETE
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Physical verification and GDS export

KLayout imports routed DEF using the platform layer map, merges the Nangate standard-cell GDS masters and writes rv32_pipeline.gds. Every instantiated master is checked for non-empty geometry. This confirms stream-out completeness, rather than transistor-level equivalence.

Check	Outcome and interpretation
Detailed-router DRC	0 final markers. This uses the router technology model and is distinct from GDS DRC.
Independent KLayout DRC	43 markers using the public FreePDK45 rule deck, including FEOL, BEOL, grid and antenna rule groups.
Power connectivity	VDD and VSS grid checks are recorded in the final flow log. No supply bump/pad model or voltage-drop analysis was performed.
LVS	PASS: routed processor topology and all 443 named top ports match. An externally pinned FreePDK45 deck was adapted and validated against the installed Nangate cells.
Logical supplemental check	Directed scoreboard passes on mapped/post-route netlists at zero delay. This is not physical LVS or an SDF simulation.

Physical check results

Recorded stream-out and independent DRC status. Any nonzero count remains a reported limitation; gate simulation and power continuity do not replace LVS.

```
+ cat build/evidence/physical_checks_review.txt
PHYSICAL VERIFICATION - independent GDS checks
Command: python3 asic/open/physical_checks.py
Source: reports/physical_checks.json and build/asic/klayout_drc.lyrdb


Warning: DEF UNITS does not match reader DBU (DEF UNITS is 2000 and corresponds to a DBU of 0.0005, but reader
set to 0.0001) (line=5, cell=, file=7_final.def)
PASS DEF to GDS stream-out; every cell master has geometry
TOP rv32_pipeline DBU 0.0001 BBOX (0,0;292.425,292.425) CELLS 106

{
  "drc_exit": 0,
  "drc_report": "build/asic/klayout_drc.lyrdb",
  "lvs": "PASS: routed processor topology and all 443 named top ports match",
  "lvs_deck_exists": true,
  "drc_markers": 43,
  "categories": {
    "METAL4_ANTENNA": 7,
    "METAL5_ANTENNA": 11,
    "METAL6_ANTENNA": 15,
    "METAL7_ANTENNA": 5,
    "METAL9_ANTENNA": 5
  },
  "lvs_deck": "asic/open/lvs/processor.lvs",
  "lvs_summary": "reports/lvs_summary.json"
}
+ set +x

Recorded log review complete. Original logs retained in build/.
```

GDS and independent DRC in KLayout

Final merged GDS loaded in KLayout, with the independent DRC results database. Marker categories identify the rules requiring review.



LVS flow and validation

KLayout independently extracts transistor devices and routed connectivity from the final GDS. OpenROAD write_cdl exports the reference connectivity from the final database using the Nangate library pin order; the independent transistor-level library CDL is explicitly included.

The public FreePDK45_for_KLayout deck is pinned at d15da945559773854ca04aeb9bc2c150d55a1e6c, with the original BSD-3-Clause source and license retained. The adaptation removes unrelated OpenRAM cheat blocks, corrects MOS tolerance class names and adds an explicit verdict and named-port check.

Validation	Measured outcome
Basic positive fixtures	INV_X1 and DFF_X1: PASS
Transistor-width negative control	Double the inverter MOS widths: expected FAIL, observed FAIL
Port-label negative control	Swap A and ZN labels without altering geometry: expected FAIL, observed FAIL
Instantiated cell-master sweep	82 functional masters: all PASS
Comparison validity	Nonempty processor and cell circuits; all circuit pairs and top-level relation pairs match.

MOS W/L tolerance: 1 nm absolute plus 0.1%. The deck follows the Nangate implicit-well convention: PWELL/BULK bind to VSS and NWELL to VDD. Only those well aliases are canonicalized; signal labels retain identity, with case normalized for SPICE. No processor or functional-cell black boxes are used.

LVS deck validation and negative controls

Positive checks must pass and intentionally incorrect references/layout labels must fail. The whole set of instantiated standard-cell masters is independently checked.

```
+ cat build/evidence/lvs_cells_review.txt
LVS DECK VALIDATION - real KLayout comparisons
Source: reports/lvs_cells.json and lvs_library.json
Command: python3 asic/open/lvs/run.py
Library sweep: python3 asic/open/lvs/validate_library.py

INV_X1: PASS (expected PASS)
DFF_X1: PASS (expected PASS)
INV_X1_negative: FAIL (expected FAIL)
INV_X1_labels_negative: FAIL (expected FAIL)

All 82 instantiated functional masters: PASS


Controls deliberately change transistor width and swap signal labels.
Both must be rejected; a zero tool exit code alone is not a pass.

Deck: pinned FreePDK45_for_KLayout, BSD-3-Clause.
Adaptations: PWELL to VSS, well-alias names, SPICE case normalization,
correct MOS tolerance class names, explicit compare and port checks.
No functional black boxes or processor cheat blocks.
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Negative control rejected by LVS

The actual KLayout cross-reference browser shows a mismatch for the inverter whose reference transistor widths were deliberately doubled. This verifies that the flow detects a known defect.



Processor LVS results

Metric	Result
Overall comparison	PASS
Matched circuit pairs	83 (functional cell masters plus processor)
Matched named top-level pins	443
Matched top-level nets	21418
Matched standard-cell instances	18862
Top-level port identities	PASS after SPICE letter-case normalization; bus indices preserved
Comparison duration	291.13 seconds
Comparison log	0 errors; 108 internal-net ambiguity warnings
Cross-reference database	build/lvs/processor.lvsdb

All compared circuits and top-level relation pairs report Match. The 108 warnings concern ambiguous internal net assignments; every circuit still reports Match and no comparison errors remain. LVS does not verify path delay, antenna limits or maximum-capacitance limits.

Routed processor LVS and named-port audit

Actual recorded verdict and audited comparison counts. Input fingerprints in lvs_summary.json bind this result to the checked GDS, reference netlist and final OpenROAD database.

```
+ cat build/evidence/lvs_processor_review.txt
ROUTED PROCESSOR LVS - PASS
Command: python3 asic/open/lvs/run.py --processor
Audit: klayout -b -r asic/open/lvs/audit.py
Source: reports/lvs_summary.json; build/lvs/processor.lvsdb

Matched circuit pairs: 83
Matched top pins: {'Match': 443}
Matched top nets: {'Match': 21418}
Matched cell instances: {'Match': 18862}
Named port-label check: True
Cell masters independently validated: 82
Comparison duration: 291.13 seconds


LVS_RESULT PASS

Geometry DRC / electrical checks remain separate:
43 antenna markers and 8 max-capacitance violations remain.
+ set +x

Recorded log review complete. Original logs retained in build/.
```

Processor LVS cross-reference in KLayout

Actual native LVS database browser. Green circuit relations indicate matched extracted and reference circuits. The saved database supports further net, pin, device and instance inspection.



Remaining violations and implementation limits

DRC category	Reported marker count
METAL6_ANTENNA	15
METAL5_ANTENNA	11
METAL4_ANTENNA	7
METAL7_ANTENNA	5
METAL9_ANTENNA	5

All 43 remaining markers are antenna-rule checks on metals 4, 5, 6, 7 and 9. They require validated antenna repair (such as suitable diode insertion or routing changes) and a repeated GDS check. Counts are rule-deck markers, not automatically independent physical defects. Overlapping markers may describe the same geometry. No markers are waived merely because detailed-router checks pass. Full locations and rule definitions are retained in the .lyrdb database.

Eight maximum-capacitance violations remain after route, with the worst reported excess of 11.10 fF. The associated nets require further buffering/resizing and re-routing. Positive setup/hold slack does not imply that these electrical constraints are met.

Hierarchical transistor-level LVS passes under the documented public-PDK extraction and well-bias assumptions. This result does not establish foundry signoff or clear antenna/electrical violations. External memory, a pad ring, package power entry and a physical SRAM implementation remain outside this core project.

Timing and area are educational typical-corner measurements. Power consumption is not reported because representative activity/corner signoff was not performed. The exported GDS is a routed academic core implementation and is not claimed tapeout-ready.

Contributions, scope and reproduction

Contributor / assistance	Recorded role
Shiv Sriram V, 24BVD0168	Project owner; supplied the processor proposal and existing project repository. No additional team members were provided.
Existing repository	Processor, optional SoC extensions, firmware and regression infrastructure predated this session.
AI-assisted work in this session	Open-source floorplan, PDN, placement, CTS, routing, extraction, GDS export, independent DRC and evidence/report preparation; tool execution, evidence capture and report compilation. Student review and approval of the submitted claims remain with the project owner.

No commits were made or staged. Suggested stage-by-stage commit messages and file groupings are in docs/COMMIT_GUIDE.md. The project includes exact constraints, source scripts, tool outputs and screenshots for independent reproduction.

```
make pipeline
make all
make asic
make physical-checks
make evidence
make submissions
```

Source and evidence index

Assignment sources: the supplied Assignment VIII project proposal; ASIC Design Lab QP 9 (1).pdf (Assignment IX, Front End); ASIC Design Lab QP 0.pdf (Assignment X, Back End). Submission 8 duplicates the supplied proposal.

OpenROAD flow and public platform documentation:
https://openroad-flow-scripts.readthedocs.io/en/latest/
Official binary release:
https://github.com/Precision-Innovations/OpenROAD/releases/tag/2024-12-14
LVS source: FreePDK45_for_KLayout - pinned BSD-3-Clause source and license

Evidence location	Content
rtl/ and tb/	Synthesizable sources and independent directed scoreboard
build/evidence/	Full regression, hazard/gate logs and waveforms; terminal review text
build/asic/	Synthesis log/netlist/JSON; ODB, DEF, SDC, STA paths, SPEF, GDS and DRC database
reports/asic_metrics.json	Measured area, utilization, setup/hold slack and tool/platform versions
reports/physical_checks.json	Independent GDS DRC and measured LVS status
reports/lvs_summary.json	Validated cell masters, negative controls and processor comparison counts
reports/evidence/	Unaltered actual GUI and xterm screenshot PNG files
asic/open/README.md	Reproduction, constraints, scope and tool setup