# **DP83848Q**

Application Note 1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface™ (RMII™) Mode



Literature Number: SNLA076

# DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface™ (RMII™) Mode

National Semiconductor Application Note 1405 Brad Kennedy September 2005



## 1.0 Introduction

National's DP83848 10/100 Mb/s single port Physical Layer device incorporates the low pin count Reduced Media Independent Interface (RMII) as specified in the RMII specification. RMII provides a lower pin count alternative to the IEEE 802.3 defined Media Independent Interface (MII) for connecting the DP83848 PHY to a MAC in 10/100 Mb/s systems.

This application note summarizes how a designer can take advantage of RMII mode of the DP83848 to provide lower cost system design.

# 2.0 Low Cost System Design with RMII

The Ethernet standard (IEEE 802.3u) defines the MII with 16 pins per port for data and control (8 data and 8 control). The RMII specification reduces the data interfaces from 4-bit (nibble) data to 2-bit (di-bit) data. In addition control is re-

duced to 3 signals (one of which is optional) and one clock). Thus the total signal connection is reduced to 7 pins (8 pins if RX\_ER is required by the MAC).

In systems incorporating many MAC/PHY interfaces, such as switches or port-switched repeaters, the high number of pins can add significant costs as port count increases. For example, in a typical 24-port switch configuration, the RMII mode could reduce the number of MAC pins from 16 to 6 per port (plus a single clock), for a total savings of 239 pins.

While the RMII specification was originally created to address multi-port applications, the reduced connections in RMII can be useful to reduce pin count and signal routing for other applications as well. While the attached device is a switch or any other component with an embedded MAC, the attached device will be referred to as a MAC for the purposes of this document.

Figure 1 shows the RMII mode connection between a MAC and a DP83848 Ethernet Transceiver.




FIGURE 1. 10/100 Mb/s Twisted Pair Interface

## 2.1 RMII Mode Features

RMII mode reduces PHY interconnect while maintaining features currently available in the Physical Layer device:

- All the functionality of 802.3u MII
- · Operation at either 10 or 100 Mb/s data rates
- Implementation of a single synchronous clock reference that is sourced from the MAC to the PHY (or from an external source), to simplify the clocking interface
- Support for existing features such as full-duplex capability in switches

Simplified board layout (fewer high speed traces to route)

## 2.2 Additional Feature of the DP83848

In addition to RMII defined signals, the DP83848 supplies an RX\_DV signal (Receive Data Valid) which allows for a simpler method of recovering receive data without having to separate RX\_DV from the CRS\_DV indication. This is especially useful for systems which do not require CRS, such as systems that only support full-duplex operation. As described later in this document, RX\_DV is also useful for Remote Loopback and Full-Duplex Extender operation.

Reduced Media Independent Interface™ (RMII™) is a trademark of combination companies, AMD, BROADCOM, National Semiconductor and TI

## 3.0 Pin and Signal Definitions

Table 1 shows RMII mode pin definitions of the DP83848. Note that the following MII pins are not used in RMII mode:

- RX\_CLK
- RXD[3:2]
- COL
- TXD[3:2]
- TX ER
- TX\_CLK

Note: TXD[3:2] should be pulled low to put these inputs in a known state.

**TABLE 1. RMII Pin Descriptions** 

| RMII Signal<br>Name | Туре   | Pin # | RMII<br>Description        |  |
|---------------------|--------|-------|----------------------------|--|
| X1/REF_CLK          | Input  | 34    | Clock Input                |  |
| TX_EN               | Input  | 2     | RMII Transmit Enable       |  |
| TXD[0]              | Input  | 3     | RMII Transmit Data         |  |
| TXD[1]              |        | 4     |                            |  |
| RX_ER               | Output | 41    | RMII Receive Error         |  |
|                     |        |       | (optional connection to    |  |
|                     |        |       | MAC)                       |  |
| RXD[0]              | Output | 43    | RMII Receive Data          |  |
| RXD[1]              |        | 44    |                            |  |
| CRS_DV              | Output | 40    | RMII Carrier Sense/Receive |  |
|                     |        |       | Data Valid                 |  |

#### 3.1 X1 (REF\_CLK) — Reference Clock

REF\_CLK is a continuous clock that provides the timing reference for CRS\_DV, RXD[1:0], TX\_EN, TXD[1:0], and RX\_ER. REF\_CLK is sourced by the MAC or an external source. REF\_CLK is an input to the DP83848 and may be sourced by the MAC or from an external source such as a clock distribution device.

The REF\_CLK frequency shall be 50 MHz +/- 50 ppm with a duty cycle between 35% and 65% inclusive. The DP83848 uses REF\_CLK as the network clock such that no buffering is required on the transmit data path.

In the RMII mode, data is transferred 2-bits at a time using the 50MHz clock. Therefore, RMII mode requires a 50 MHz oscillator be connected to the device X1 pin.

Using a 50 MHz crystal is not supported. *Table 2*shows the description of the Clock interface during the RMII mode.

**TABLE 2. RMII Clock** 

| Signal Name | Туре   | Pin # RMII Mode Descript |                      |
|-------------|--------|--------------------------|----------------------|
| X1/REF_CLK  | Input  | 34                       | RMII Reference Clock |
| X2          | Output | 33                       | Floating             |
| 25MHz_OUT   | Output | 25                       | 50MHz clock output   |

The 25MHz\_OUT signal is a delayed version of the X1/REF\_CLK input. While this clock may be used for other purposes, it should not be used as the timing reference for RMII control and data signals.

#### 3.2 CRS\_DV - Carrier Sense/Receive Data Valid

CRS\_DV shall be asserted by the PHY when the receive medium is non-idle. The specifics of the definition of idle for 10BASE-T and 100BASE-X are contained in IEEE 802.3. CRS\_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. In 10BASE-T mode this occurs when squelch is passed. In 100BASE-X mode this occurs when 2 non-contiguous zeroes in 10 bits are detected.

As defined in the RMII Revision 1.2 specification, loss of carrier results in the deassertion of CRS\_DV synchronous to the cycle of REF\_CLK which presents the first di-bit of a nibble onto RXD[1:0] (i.e. CRS\_DV is deasserted only on nibble boundaries). If the DP83848 has additional bits to be presented on RXD[1:0] following the initial deassertion of CRS\_DV, then the DP83848 asserts CRS\_DV on cycles of REF\_CLK which present the second di-bit of each nibble and deasserts CRS\_DV on cycles of REF\_CLK which present the first di-bit of a nibble. As a result, starting on nibble boundaries, CRS\_DV toggles at 25MHz in 100Mb/s mode and 2.5MHz in 10Mb/s mode when CRS ends before RX\_DV (i.e. the DP83848 still has bits to transfer when the carrier event ends).

Alternatively, the device can be programmed to operate in an RMII Revision 1.0 compatible mode. In this mode, CRS\_DV will still be asserted asynchronously with CRS, but will not be deasserted until the last data is transferred. In this mode, CRS\_DV does not toggle at the end of the packet. This mode does not allow for accurate recovery of the CRS signal from CRS\_DV, but does allow for a simpler MAC implementation.

During a false carrier event, CRS\_DV will remain asserted for the duration of carrier activity.

The data on RXD[1:0] is considered valid once CRS\_DV is asserted. However, since the assertion of CRS\_DV is asynchronous relative to REF\_CLK, the data on RXD[1:0] shall be "00" until proper receive signal decoding takes place (see definition of RXD[1:0] behavior).

Figure 2 shows CRS\_DV formation for both RMII revision 1.2 and revision 1.0. The number of times CRS\_DV may toggle at the end of the packet is dependent on how much data remains in the elasticity buffer following deassertion of CRS. The diagram shows two additional nibbles of data following CRS.

## 3.0 Pin and Signal Definitions (Continued)




FIGURE 2. CRS\_DV Generation

#### 3.3 RXD[1:0] - Receive Data

RXD[1:0] transitions synchronously to REF\_CLK. For each clock period in which CRS\_DV is asserted, RXD[1:0] transfers two bits of recovered data from the DP83848. In some cases (e.g. before data recovery or during error conditions) a pre-determined value for RXD[1:0] is transferred instead of recovered data. RXD[1:0] is "00" to indicate idle when CRS\_DV is deasserted. Upon assertion of CRS\_DV, the DP83848 ensures that RXD[1:0]="00" until proper receive decoding takes place.

The DP83848 will always provide recovered data in nibbles, or pairs of di-bits. This is true for all data values beginning with preamble. Since CRS\_DV is asserted asynchronously, the "00" data prior to preamble should not be assumed to be in di-bit pairs.

## 3.3.1 RXD[1:0] in 100Mb/s

For normal reception following assertion of CRS\_DV, RXD[1:0] will be "00" until the receiver has detected a proper Start of Stream Delimiter. Upon detecting the SSD, the DP83848 will drive preamble ("01") followed by the Start of Frame Delimiter ("01" "01" "01" "11"). The MAC should begin to capture data following the SFD.

If a receive error is detected, the RXD[1:0] is replaced with a receive stream of "01" until the end of carrier activity. By replacing the data in the remainder of the frame, the CRC check in the MAC will reject the packet as errored.

If False Carrier (Bad SSD) is detected, RXD[1:0] will be "10" until the end of the receive event. In this case, RXD[1:0] will transition from "00" to "10" without indicating preamble ("01").

## 3.3.2 RXD[1:0] in 10Mb/s

Following assertion of CRS\_DV, RXD[1:0] will be "00" until the DP83848 has recovered clock and is able to decode the receive data. Once valid receive data is available, RXD[1:0] will take on the recovered data values, starting with "01" for preamble.

As the REF\_CLK frequency is 10 times the data rate in 10Mb/s mode, the value on RXD[1:0] may be sampled every 10th cycle by the MAC.

## 3.4 RX\_ER - Receive Error

The DP83848 provides RX\_ER as an output according to the rules specified in IEEE 802.3 (see Clause 24, Figure 24-11 - Receive State Diagram). RX\_ER is asserted for one or more REF\_CLK periods to indicate that an error (e.g. a coding error or other error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sublayer) was detected somewhere in the frame presently being transferred from the PHY. RX\_ER transitions synchronously with respect to REF\_CLK.

Since the DP83848 corrupts RXD[1:0] by replacing data with a fixed pattern, the MAC is not required to use the RX\_ER signal. Instead, errors will be detected by the CRC checking in the MAC.

## 3.5 TX\_EN - Transmit Enable

TX\_EN indicates that the MAC is presenting di-bits on TXD[1:0] for transmission. TX\_EN shall be asserted synchronously with the first nibble of the preamble and shall remain asserted while all di-bits to be transmitted are presented. The MAC should assert TX\_EN negated prior to the first REF\_CLK rising edge following the final di-bit of a frame. TX\_EN shall transition synchronously with respect to REF-CLK.

## 3.6 TXD[1:0] - Transmit Data

TXD[1:0] shall transition synchronously with respect to REF\_CLK. When TX\_EN is asserted, TXD[1:0] are accepted for transmission by the PHY.

In 10Mb/s operation, as the REF\_CLK frequency is 10 times the data rate in 10Mb/s mode, the value on TXD[1:0] must be stable for 10 clocks, allowing the DP83848 to sample every 10th cycle.

# 3.0 Pin and Signal Definitions

(Continued)

#### 3.7 RX\_DV - Receive Data Valid

Although not part of the RMII specification, the DP83848 provides the RX\_DV signal. RX\_DV is the Receive Data Valid signal without combining with CRS. RX\_DV is asserted with the first properly recovered data (preamble) or False carrier detection. It is deasserted following transfer of the final di-bit of recovered data. A full-duplex MAC may use this signal to avoid having to recover RX\_DV from the CRS\_DV signal.

#### 3.8 Collision Detection

The RMII does not provide a Collision indication to the MAC. For half-duplex operation, the MAC must generate its own collision detection from the CRS\_DV and TX\_EN signals. To do this, the MAC must recover CRS from CRS\_DV and logically AND this with TX\_EN. Note that CRS\_DV cannot be used directly since CRS\_DV may toggle at the end of the frame to indicate deassertion of CRS.

## 4.0 Configuration of RMII Mode

To operate the DP83848 in RMII mode, a 50MHz external CMOS level Oscillator source must be provided to the RMII

Reference CLOCK X1 (Pin 34). In addition, the DP83848 should be strapped to enter RMII mode at power-up or reset.

#### 4.1 RMII Mode Selection

The MII\_MODE Strap option determines the operating mode of the MAC Data interface. Default operation will enable normal MII Mode. Strapping MII\_MODE (Pin 39) high configures the device to be in RMII mode of operation (*Table 3*).

**TABLE 3. Mode Selection** 

| MAC<br>Interface Mode      | RMII Mode | RMII<br>Mode Selection |
|----------------------------|-----------|------------------------|
| RX_DV/MII_MODE<br>(Pin 39) | 1         | 0                      |

The mode selection is accomplished by applying a pull-up resistor to the RX\_DV/MII\_MODE pin. The strap option is sampled at initial power-up or during Reset.

## 4.2 Register Configuration

RMII Mode and Bypass Register (RBR) configures features of the RMII mode of operation (see *Table 4*). When RMII mode is disabled, the RMII mode functionality is bypassed.

TABLE 4. RMII Mode and Bypass Register (RBR), addresses 0x17

| Bit  | Bit Name       | Default   | Description  |  |  |
|------|----------------|-----------|--|--|--|
| 15:6 | RESERVED       | 0, RO     | RESERVED: Writes ignored, read as 0  |  |  |
| 5    | RMII_MODE      | Strap, RW | Reduced MII Mode:  |  |  |
|      |                |           | 0 = Standard MII Mode  |  |  |
|      |                |           | 1 = Reduced MII Mode   |  |  |
| 4    | RMII_REV1_0    | 0, RW     | Reduced MII Revision 1.0:  |  |  |
|      |                |           | This bit modifies how CRS_DV is generated.   |  |  |
|      |                |           | 0 = (RMII Spec. Revision 1.2) CRS_DV will toggle at the end of a packet to indicate      |  |  |
|      |                |           | deassertion of CRS.  |  |  |
|      |                |           | 1 = (RMII Spec. revision 1.0). CRS_DV will remain asserted until final data is           |  |  |
|      |                |           | transferred. CRS_DV will not toggle at the end of a packet.                              |  |  |
| 3    | RX_OVF_STS     | 0, RO     | RX FIFO Over Flow Status:  |  |  |
|      |                |           | 0 = Normal   |  |  |
|      |                |           | 1 = Overflow detected  |  |  |
| 2    | RX_UNF_STS     | 0, RO     | RX FIFO Under Flow Status:   |  |  |
|      |                |           | 0 = Normal   |  |  |
|      |                |           | 1 = Underflow detected   |  |  |
| 1:0  | ELAST_BUF[1:0] | 01, RW    | Receive Elasticity Buffer. This field controls the Receive Elasticity Buffer which       |  |  |
|      |                |           | allows for frequency variation tolerance between the 50MHz RMII clock and the            |  |  |
|      |                |           | recovered data. The following values indicate the tolerance in bits for a single packet. |  |  |
|      |                |           | The minimum setting allows for standard Ethernet frame sizes at +/-50ppm accuracy        |  |  |
|      |                |           | for both RMII and Receive clocks. For greater frequency tolerance the packet lengths     |  |  |
|      |                |           | may be scaled (i.e. for +/-100ppm, the packet lengths need to be divided by 2).          |  |  |
|      |                |           | 00 = 14 bit tolerance (up to 16800 byte packets)   |  |  |
|      |                |           | 01 = 2 bit tolerance (up to 2400 byte packets)   |  |  |
|      |                |           | 10 = 6 bit tolerance (up to 7200 byte packets)   |  |  |
|      |                |           | 11 = 10 bit tolerance (up to 12000 byte packets)   |  |  |

## 4.0 Configuration of RMII Mode

(Continued)

### 4.3 RMII Mode Programmable Elasticity Buffer

To tolerate potential frequency differences between the 50MHz reference clock and the recovered receive clock, the receive RMII mode function includes a programmable elasticity buffer.

For robust operation, the elasticity buffer is programmable to allow for minimizing propagation delay based on expected packet size and clock accuracy. This provides support for a rage of packet sizes including jumbo frames The elasticity buffer can detect both overrun and underrun conditions and will force Frame Check Sequence errors for packets which Overrun or Underrun the FIFO. Underrun and Overrun conditions can be reported in RMII mode and Bypass Register (RBR).

Table 5 indicates how to program the elasticity buffer FIFO (in 4-bit increments) based on expected maximum packet size and clock accuracy. It assumes both clocks (RMII Reference clock and far-end Transmitter clock) have the same accuracy.

| TABLE 5. Supported Packet | Sizes at +/-50ppm and | d +/-100ppm for Each Clock |
|---------------------------|-----------------------|----------------------------|
|                           |                       |                            |

| Start Threshold | Latency   | Recommended Packet | Recommended Packet |
|-----------------|-----------|--------------------|--------------------|
| RBR[1:0]        | Tolerance | Size at +/- 50ppm  | Size at +/- 100ppm |
| 1 (4-bits)      | 2 bits    | 2400 bytes         | 1200 bytes         |
| 2 (8-bits)      | 6 bits    | 7200 bytes         | 3600 bytes         |
| 3 (12-bits)     | 10 bits   | 12000 bytes        | 6000 bytes         |
| 0 (16-bits)     | 14 bits   | 16800 bytes        | 8400 bytes         |

#### 4.4 RMII Loopback Operation

The DP83848 supports Loopback operation at the MAC Interface in RMII mode. The Loopback operation is enabled in the same manner as for MII operation, by setting the Loopback control bit in the BMCR register (address 0x00, bit 14). Since collision detection is handled by the MAC, the MAC must be sure to disable its collision detection during loopback.

# 5.0 Remode Loopback for Diagnostics

Since the RMII Transmit and Receive signals are synchronous to the same clock, it is possible to implement a Remote Loopback using external connections. This operation allows diagnostic testing where it may be desirable to receive data on the Physical Media and loop that data back to the transmitter, providing a remote loopback for the far-end link partner. The following connections need to be made external to the DP8384:

- Connect RXD[1:0] to TXD[1:0]
- Connect RX\_DV to TX\_EN

Note that CRS\_DV cannot be used to frame the packet since it is asserted at CRS rather than at the first preamble data of the packet. In addition, the device needs to be configured for RMII mode. The following diagram (*Figure 3*) shows the connection.

## 6.0 Full-Duplex Extender Operation

Two DP83848 devices may be used to implement a simple Full-Duplex Extender. A full-duplex extender allows a simple method of providing longer cabling distance than the standard 100 meters. By connecting two DP83848's in a back-to-back fashion at the RMII, packets received from one DP83848 may be transmitted directly by the other DP83848 without need for any additional buffering or control. This method will not work for half-duplex since there is not a MAC involved to handle recovery from collisions. In addition, both devices must be operating at the same data rate (i.e. 10Mb/s or 100Mb/s).




FIGURE 3. Remote Loopback Connection

The following connections need to be made to connect from each DP83848 to the other:

- Connect RXD[1:0] to TXD[1:0]
- Connect RX\_DV to TX\_EN

# 6.0 Full-Duplex Extender Operation

(Continued)

The following diagram (Figure 4) shows the connections:





FIGURE 4. Full-Duplex Extender Connection

# 7.0 RMII Interface Timing Requirements

The following diagrams (*Figure 5* and *Figure 6*) show the timing requirements for the DP83848 in RMII mode. In addition, the diagrams show the approximate latency for transmit and receive data paths between the RMII and Physical layer for 100Mb/s operation.




**Parameter** Description **Notes** Min Typ Max Units T2.26.1 X1 Clock Period 50 MHz Reference Clock 20 ns T2.26.2 TXD[1:0], TX\_EN, Data Setup to X1 4 ns T2.26.3 TXD[1:0], TX\_EN, Data Hold from 2 ns X1 rising T2.26.4 X1 Clock to PMD Output Pair From X1 Rising edge to first bit of 17 bits Latency symbol

FIGURE 5. RMII Transmit Timing

www.national.com

# 7.0 RMII Interface Timing Requirements (Continued)



| Parameter | Description  | Notes   | Min | Тур  | Max | Units |
|-----------|--|---|-----|------|-----|-------|
| T2.27.1   | X1 Clock Period  | 50 MHz Reference Clock  |     | 20   |     | ns    |
| T2.27.2   | RXD[1:0], CRS_DV and<br>RX_ER output delay from X1<br>rising |   | 2   |      | 14  | ns    |
| T2.27.3   | CRS ON delay   | From JK symbol on PMD Receive Pair to initial assertion of CRS_DV       |     | 18.5 |     | bits  |
| T2.27.4   | CRS OFF delay  | From TR symbol on PMD Receive Pair to initial deassertion of CRS_DV     |     | 27   |     | bits  |
| T2.27.5   | RXD[1:0] and RX_ER latency                                   | From symbol on Receive Pair. Elasticity buffer set to default value (01 |     | 38   |     | bits  |

FIGURE 6. RMII Receive Timing

# 8.0 Summary

The DP83848 implements the RMII standard interface to provide a connection option that reduces the number of pins needed for a MAC to PHY interface. It allows the designer to minimize the cost of the system design while maintaining all the features of the IEEE 802.3 specification.

## 9.0 Reference

RMII Specification Rev 1.0 RMII Specification Rev 1.2 IEEE Standards 802.3-2002

## **Notes**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center

Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 69 9508 6208

English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

Asia Pacific Customer Support Center Email: ap.support@nsc.com

**National Semiconductor** 

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | Applications |
|----------|--------------|
|----------|--------------|

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Mobile Processors <u>www.ti.com/omap</u>

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated