

Design verification report

Design name: MASK_BIU01_fix.gds

OA Number:

Submission date: 23/1/2025 Reviewer: Emmanuel Gooskens

Summary of report: Design violations / errors present - resubmission required

No.	Status description	Current Status
1	Design is accepted for production with no violations	
2	Design is accepted for production with Ligentec-accepted violations.	
3	Design violations / errors present - resubmission required	Х
4	Design is accepted for production with waived violations by the customer (see waiver section)	

Following the submission of your design, LIGENTEC is providing you with information regarding design rule violations, design submission violations and other errors present on the submitted design. Attached to this report is the DRC output file please see the end of this report for instructions on how to use this file.

It is important to keep in mind that the design rules are there to ensure your design has the best chance of success. By ensuring your design is free from all violations gives you protection against low yield and increases the reliability of the design. LIGENTEC advises that all violations are corrected, regardless of the severity.

Violations fall into two categories:

- Design rule check (DRC) violations These are violations found using our DRC script, this will check that the geometric properties of your design follow our design rules, it does not check circuit functionality.
- Design submission check (DSC) violations These are violations of the rules we have in place to ensure your design is compatible with our process. DSC violations will not appear in the output file attached to this report.

Each violation has a related severity:

 Fatal - This violation must be corrected either because it will cause issues to our process or because the yield will be so low it would not make sense.

- Critical This violation will cause unpredictable yield and reliability hazards. LIGENTEC will not compensate you for any yield loss and manufacture is entirely at your own risk.
- Warning Correction is advisable.

DRC violations

Rule	Description	Severity	Comments
			Please fix all width
1.0			violations.
DRC.X1PWidth	X1P width must be >= 0.2 μm.	Critical	# violations: 14
			Please fix all width
1.0			violations.
DRC.X1PFWidth	X1P width must be $>= 0.180 \mu m$.	Fatal	# violations: 14
2.0			Please fix all spacing
DRC.X1PSpacin			violations.
g	X1P spacing must be >= 0.3 μm.	Critical	# violations: 6521
2.0			Please fix all spacing
DRC.X1PFSpaci			violations.
ng	X1P spacing must be >= 0.2 μm.	Fatal	# violations: 6480
			Bad overlap is usually
			originated by wrong
6.0			waveguide connections
DRC.X1PX1PIN	X1P must overlap X1PIN for		(different widths or offset)
Overlap	proper Black Box connection.	Critical	# violations: 7
	X3PX1PINOverlap		
801		XXXX	# violations: 64
			Please fix all width
31.0			violations.
DRC.P1PWidth	P1P width must be >= 0.8 μm.	Fatal	# violations: 12
315.0			
DRC.P1PADSize	P1PAD width must be >= 15.0 μm.	Critical	# violations: 12
316.0			
DRC.P1PADWith	P1PAD enclosed by P1R by >= 2.0		Please fix all violations.
InP1R	μm.	Fatal	# violations: 12

	X1P, X2P, BB, M1P, M1PAD, VIA,		
105.0	P1P, LC1, LC2, LCS, RIBC BB		
	layers must be >= 50 µm away		
ed50e	from CHS edge.	Critical	# violations: 6
	nom one cage.	Ontical	# VIOIATIONS. 0
107.0			
DRC.CHSWithin			
CSL	CHS has to be enclosed by CSL.	Fatal	# violations: 1
	X1P, X2P, BB, M1P, M1PAD, VIA,		
108.0	P1P, LC1, LC2, LCS, TRN layers		
DRC.CellContain	must always be inside the CSL		
ed	layer.	Fatal	# violations: 1
	CHSLNA15Enclosed50e		
802		XXXX	# violations: 6
	No layer apart from CHS and CSL		
1001.0	must overlap with CELLSIZE		
DRC.BBOverlap	unless it does too with a BB pin.	Critical	# violations: 1
	FPINProtrusionLength		
803	_	xxxx	# violations: 6
	LNAPLNAPINOverlap		
804		XXXX	# violations: 64
	LNAM1PWidth		
805		XXXX	# violations: 10
	LNAM1PFWidth		
806		XXXX	# violations: 10
	LNAM1PSpacing		
807		XXXX	# violations: 88
	LNAM1PFSpacing		
808		XXXX	# violations: 58
	LNAM1PADWithinLNAM1P		
809		XXXX	# violations: 69




DSC violations

Rule	Description	Severity	Comments
212 DSC.BlackBo xErrorName	Cell name is not in the library.	Fatal	Please check the following cells: ligentecX1X3HybSMTransiti onCBandBB\$3 ligentecX1X3HybSMTransiti onCBandBB\$2 ligentecMMI2x2BB\$1 ligentecLNA15ModulatorPu shPullCbandLongBB\$1
213 DSC.BlackBo xDimensions	Cell center/width/height does not match with BB.	Fatal	Please check the following cells: ligentecLNA15PhaseShifter CbandLongBB bb ((-5,-105;10547,105); lay ((0,0;10552,210)) ligentecLNA15ModulatorPu shPullCbandLongBB bb ((-5,-78;10747,78); lay ((0,-78;10752,78)) ligentecInvertedTaper_w1.0 BB bb ((-5,-3;395,3); lay ((0,-3;400,3))
214 DSC.BlackBo xPinLocations	Pins locations do not match with the BB.	Fatal	Please check the following cells: ligentecLNA15PhaseShifter CbandLongBB: Pins in layer X1PIN do not matches ligentecLNA15ModulatorPu shPullCbandLongBB: Pins in layer X1PIN do not matches ligentecInvertedTaper_w1.0 BB: Pins in layer X1PIN do




			not matches ligentecInvertedTaper_w1.0 BB: Pins in layer FPIN do not matches
203 DSC.Name of the cell is too long.	Name of the cell cannot contain more than 100 characters.	Passed	
0020 DSC.BBR verification.	The BB replacement did not work as expected.	Fatal	Layer 15/2 remained after BBR.

LIGENTEC design comments:




Thin metal lines will cause significant RF loss







The hybrid mode uses layer 70/0, not 2/0



These structures will not be as well defined as what is drawn, there will be a lithography bias.



You must use the P1W design layers, as outlined in the LNA design manual




No RF termination. The pad layer is needed to access the metal lines in the modulator BB.



Instruction on viewing the DRC output file

- 1. Open your original layout file in KLayout
- 2. Go to Tools>Marker Browser
- 3. This will open the Marker Database Browser



- 4. Click on File>Open and select the DRC.results file provided by LIGENTEC
- 5. The results are then displayed in the Marker Database Browser
- 6. The violations can be displayed by cell or violation type. By clicking on one of the violations, the layout viewer will highlight that violation.

