
SYNTHETIC EXAMPLE — NOT MEASURED
(a) Dataflow resources
stagewise
resident
aligned
overlap
0
1
HBM / stagewise
0
64
Resident KiB
(b) Ready / buffer reuse
ready
load
compute
reuse
Dependency order (not time)
(c) Warm latency
0
5
10
Latency (us)
Fixed core: stagewise / resident / aligned / overlap; schematic is not a kernel trace. No profiler-time latency.