

# UART


## Baud rate generator

### Timing diagram

•  $f_{clk} \gg f_{baud}$

• The sender, receiver should agree on the same  $f_{baud}$

$$T_{tick} = 1/16f_b$$




\* Usually, we want 16 ticks in a bit (baud)

$$\Rightarrow \text{Count for } \frac{T_{tick}}{T_{clk}} \text{ clock cycle} \Rightarrow 1 \text{ Tick}$$

# Design

. Band rate generator :




$$\text{Let } N = \frac{T_{\text{tick}}}{T_{\text{clk}}}$$

⇒ A module that count up to  $N-1$  then assert tick at next clk

## Receiver


### ASMD chart



\* store:

$rx\_out[bit\_counter] \leftarrow rx\_in$

assign  $rx\_dv = (state == idle)$



Code

. Github

Transmitter

ASMD

