











LMV821-N, LMV822-N, LMV822-N-Q1, LMV824-N, LMV824-N-Q1

SNOS032I - AUGUST 1999 - REVISED JUNE 2016

LMV82x Single/Dual/Quad, Low Voltage, Low Power, RRO, 5 MHz Operational Amplifiers

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - LMV822-Q1 And LMV824-Q1 Are Available in Automotive AEC-Q100 Grade 1 Version
- For Vs = 5 V, Typical Supply Values Unless Otherwise Noted
- LMV824 Available With Extended Temperature Range to 125°C
- Small SC70-5 Package 2.0 x 1.25 x 0.95 mm
- Specified Performance At 2.5 V, 2.7 V and 5 V
- Vos 3.5 mV (Max)
- TCV_{OS} 1 uV/°C
- Gain Bandwidth Product At 2.7 V, 5 MHz
- I_{Supply} At 2.7 V Supply, 220 μA per Amplifier
- Slew Rate 1.4 V/µs (Min)
- CMRR 90 dB
- PSRR 85 dB
- V_{CM} At 5 V Supply, -0.3 V to 4.3 V
- Rail to Rail Output (RRO)
 - 600 Ω Load, 160 mV From Rail
 - 10 kΩ Load, 55 mV From Rail
- Stable Performance with Capacitive Loads

Applications

- Cordless Phones
- Cellular Phones
- Laptops
- **PDAs**
- **PCMCIA**

3 Description

The LMV821/LMV822/LMV824 op amps performance and economy to low voltage, low power systems. With a 5 MHz unity-gain frequency, at 2.7 V supply, and a 1.4 V/µs slew rate, the quiescent current is only 220 µA per amplifier. They provide rail to rail output (RRO) swing into 600 Ω load. The input common-mode voltage range includes ground and the maximum input offset voltage is 3.5 mV. They are also capable of easily driving large capacitive loads as indicated in the applications section.

The LMV821 single op amp is available in the tiny SC70-5 package, which is about half the size of the previous title holder, the SOT23-5. LMV824NDGV is specified over the extended industrial temperature range and is in a TVSOP package.


Overall, the LMV821/LMV822/LMV824 devices are low voltage, low power and performance op amps designed for a wide range of applications at an economical price.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE
LMV821-N	SOT23 (5)	2.92 mm x 1.60 mm
LIVI V OZ I -IN	SC70 (5)	2.00 mm x 1.25 mm
LMV(000 N	SOIC (8)	4.90 mm x 3.91 mm
LMV822-N	VSSOP (8)	3.00 mm x 3.00 mm
LMV822-N-Q1	VSSOP (8)	3.00 mm x 3.00 mm
LMV824-N	SOIC (14)	8.65 mm x 3.91 mm
LIVIVOZ4-IN	TSSOP (14)	5.00 mm x 4.40 mm
LMV824-N-Q1	TSSOP (14)	5.00 mm x 4.40 mm
LMV824I	TVSOP (14) 4.40 mm x 3.60 mm	

For all available packages, see the orderable addendum at the end of the data sheet.

Telephone Line Transceiver for PCMCIA Modem Card



Page

Page



Table of Contents

1	Features 1		7.2 Functional Block Diagram	. 19
2	Applications 1		7.3 Feature Description	. 19
3	Description 1		7.4 Device Functional Modes	. 19
4	Revision History2	8	Application and Implementation	22
5	Pin Configuration and Functions 4		8.1 Application Information	. 22
6	Specifications5		8.2 Typical Applications	. 22
•	6.1 Absolute Maximum Ratings		8.3 Do's and Don'ts	
	6.2 ESD Ratings	9	Power Supply Recommendations	. 28
	6.3 Recommended Operating Conditions	10	Layout	29
	6.4 Thermal Information, 5 Pins		10.1 Layout Guidelines	. 29
	6.5 Thermal Information, 8 Pins ⁽³⁾		10.2 Layout Example	. 2
	6.6 Thermal Information, 14 Pins ⁽³⁾ 6	11	Device and Documentation Support	3
	6.7 DC Electrical Characteristics 2.7V		11.1 Documentation Support	. 3
	6.8 DC Electrical Characteristics 2.5V9		11.2 Receiving Notification of Documentation Updates	s 3'
	6.9 AC Electrical Characteristics 2.7V9		11.3 Community Resources	. 3
	6.10 DC Electrical Characteristics 5V9		11.4 Related Links	. 3
	6.11 AC Electrical Characteristics 5V		11.5 Trademarks	. 3
	6.12 Typical Characteristics		11.6 Electrostatic Discharge Caution	. 3
7	Detailed Description 19		11.7 Glossary	. 3
	7.1 Overview	12	Mechanical, Packaging, and Orderable Information	. 32

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision H (April 2014) to Revision I	Page
•	Changed Features Section	1
•	Moved Storage Temperature from Handling Ratings Table which has been renamed ESD Table	5
•	Changed Handling Ratings Table to ESD Ratings Table Format - no data changed	5
•	Added Thermal Information	5
•	Changed and updated Electrical Tables	9

Changes from Revision G (November 2013) to Revision H

Changed data sheet flow and layout to conform with new TI standards. Added the following sections: Application
and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, Mechanical,
Packaging, and Orderable Information


•	Added Added new LMV824I throughout datasheet	1
•	Deleted "Refer to application note AN-397 for detailed explanation." - no such appnote	3
•	Added Added Section	8

Changes from Revision D ((February 2013) to	Revision G		

•	Added new part	1
•	Added new device	1
•	Added new device	5
•	Added new device	6
•	Added new device	9
•	Added new device	9

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated



SNOS032I - AUGUST 1999 - REVISED JUNE 2016




www.ti.com




5 Pin Configuration and Functions


5-Pin SC70-5/SOT23-5 DCK0005A, DBV0005A Packages Top View



8-Pin SOIC/VSSOP D0008A, DGK0008A Packages Top View



14-Pin SOIC/TSSOP/TVSOP D0014A, PW0014A, DGV0014A Packages Top View



Pin Functions

PIN NAME	1/0	DESCRIPTION
+IN	I	Non-Inverting Input
-IN	I	Inverting Input
OUT	0	Output
V-	Р	Negative Supply
V+	Р	Positive Supply



Specifications

6.1 Absolute Maximum Ratings (1)(2)

	MIN	MAX	UNIT
Differential Input Voltage	V-	V ⁺	V
Supply Voltage (V ⁺ – V ⁻)	-0.3	5.5	٧
Output Short Circuit to V ⁺⁽³⁾		See (3)	
Output Short Circuit to V ⁻⁽³⁾		See (3)	
Soldering Information			
Infrared or Convection (20 sec)		235	°C
Junction Temperature ⁽⁴⁾		150	°C
Storage Temperature T _{stg}	-65	150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely
- The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000		
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ LMV821	±1500	V
		Machine Model (MM) (4)	±200	

⁽¹⁾ Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT	
Supply Voltage		2.5		5.5	V	
Temperature Range	LMV821, LMV822, LMV824	-40		85	°C	
	LMV822-Q1, LMV824I and LMV824-Q1	-40		125	°C	

6.4 Thermal Information, 5 Pins⁽¹⁾

Copyright © 1999-2016, Texas Instruments Incorporated

	THERMAL METRIC ⁽¹⁾	DCK SC70-5 PACKAGE	DBV SOT23-5 PACKAGE	UNIT
		5 PIN	5 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	263.4	217.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	102.8	142.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	50.9	49.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.7	29.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.2	48.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Human body model, 1.5 kΩ in series wth 100 pF.

AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification for Q grade devices.

Machine model, 200Ω in series with 100 pF.



6.5 Thermal Information, 8 Pins⁽¹⁾

	THERMAL METRIC ⁽¹⁾	D SOIC PACKAGE	DGK VSSOP PACKAGE	UNIT
		8 PIN	8 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	132.6	193.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76.9	84.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.2	114.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	25.0	21.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	72.6	113.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Thermal Information, 14 Pins⁽¹⁾

THERMAL METRIC ⁽¹⁾		D SOIC PACKAGE	PW TSSOP PACKAGE	DGV TVSOP PACKAGE	UNIT
		14 PIN	14 PIN	14 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109.7	135.6	148.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.9	63.8	67.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.1	77.4	77.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	24.5	13.0	12.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	63.9	76.8	76.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.7 DC Electrical Characteristics 2.7V

Unless otherwise specified, all limits ensured for T_J = 25°C. V^+ = 2.7V, V^- = 0V, V_{CM} = 1.0V, V_O = 1.35V and R_L > 1 M Ω . Temperature extremes are -40°C $\leq T_J \leq 85$ °C for LMV821/822/824, and -40°C $\leq T_J \leq 125$ °C for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT
		LMV821/822/822-Q1/824		1	3.5	
V	Input Offset Voltage	LMV821/822/822-Q1/824, Over Temperature			4	mV
Vos	input Onset voltage	LMV824-Q1/LMV824I		1		IIIV
		LMV824-Q1/LMV824I, Over Tempeature			5.5	
TCV _{OS}	Input Offset Voltage Average Drift			1		μV/°C
	Innut Ding Current			30		~ A
I _B	Input Bias Current	Over Temperature			140	nA
	Innuit Officet Current			0.5	30	~ ^
los	Input Offset Current	Over Temperature			50	nA
CMRR	Common Mode	$0V \le V_{CM} \le 1.7V$	70	85		dB
CIVIRR	Rejection Ratio	0V ≤ V _{CM} ≤ 1.7V, Over Temperature	68			uБ
		$1.7V \le V^+ \le 4V$, $V^- = 1V$, $V_0 = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/LMV824I	75	85		
+PSRR	Positive Power Supply Rejection Ratio	$1.7V \le V^+ \le 4V$, $V^- = 1V$, $V_O = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/LMV824I, Over Temperature	70			dB
		LMV822-Q1	75	85		

⁽¹⁾ All limits are ensured by testing or statistical analysis.

⁽²⁾ Typical Values represent the most likely parametric norm.



DC Electrical Characteristics 2.7V (continued)

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 1.0V$, $V_O = 1.35V$ and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX (1)	UNIT
	Negative Power	$-1.0V \le V^- \le -3.3V$, $V^+ = 1.7V$, $V_0 = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/LMV824I	73	85		
-PSRR	Supply Rejection Ratio	$-1.0V \le V^- \le -3.3V$, $V^+ = 1.7V$, $V_O = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/LMV824I, Over Temperature	70			dB
		LMV822-Q1	73	85		
V	Input Common-Mode	For CMRR ≥ 50dB		-0.3	-0.2	V
V _{CM}	Voltage Range	FOI CWIRT 2 JOUD	1.9	2.0		V
		Sourcing, $R_L = 600\Omega$ to 1.35V, $V_O = 1.35V$ to 2.2V; LMV821/822/824	90	100		
		Sourcing, $R_L = 600\Omega$ to 1.35V, $V_O = 1.35V$ to 2.2V; LMV821/822/824, Over Temperature	85			dB
		LMV822-Q1/LMV824-Q1/LMV824I	90	100		
		Sinking, $R_L = 600\Omega$ to 1.35V, $V_O = 1.35V$ to 0.5V LMV821/822/824	85	90		
	Large Signal Voltage Gain	Sinking, $R_L = 600\Omega$ to 1.35V, $V_O = 1.35V$ to 0.5V LMV821/822/824, Over Temperature	80			dB
		LMV824I	85	90		
۸		LMV824I, Over Temperature	78			
A_V		LMV822-Q1/LMV824-Q1	85	90		
		Sourcing, $R_L = 2k\Omega$ to 1.35V, $V_O = 1.35V$ to 2.2V; LMV821/822/824	95	100		
		Sourcing, $R_L = 2k\Omega$ to 1.35V, $V_O = 1.35V$ to 2.2V; LMV821/822/824, Over Temperature	90			dB
		LMV822-Q1/LMV824-Q1/LMV824I	95	100		
		Sinking, $R_L = 2k\Omega$ to 1.35V, $V_O = 1.35V$ to 0.5V LMV821/822/824	90	95		
		Sinking, $R_L = 2k\Omega$ to 1.35V, $V_O = 1.35V$ to 0.5V LMV821/822/824, Over Temperature	85			dB
		LMV822-Q1/LMV824-Q1/LMV824I	90	95		
-		$V^{+} = 2.7V$, $R_{L} = 600\Omega$ to $1.35V$	2.50	2.58		
				0.13	0.20	V
V _O	Output Swing	$V^+ = 2.7V$, $R_L = 600\Omega$ to 1.35V, Over Temp	2.40		0.30	
	Output Swilly	$V^{+} = 2.7V, R_{L} = 2k\Omega \text{ to } 1.35V$ 2.60 2.66				
				0.08	0.120	V
		$V^+ = 2.7V$, $R_L = 2k\Omega$ to 1.35V, Over Temp	2.50		0.200	
Io	Output Current	Sourcing, V _O = 0V	12	16		mA
·O	Sulput Sulfelit	Sinking, V _O = 2.7V	12	26		шл

Copyright © 1999–2016, Texas Instruments Incorporated



DC Electrical Characteristics 2.7V (continued)

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 1.0V$, $V_O = 1.35V$ and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT
		LMV821 (Single)		0.22	0.3	~ ^
		LMV821, Over Temperature			0.5	mA
	Cumply Current	LMV822 (Dual)		0.45	0.6	^ ~
IS	Supply Current	LMV822, Over Temperature			8.0	mA
		LMV824 (Quad)		0.72	1.0	~ ^
		LMV824, Over Temperature			1.2	mA



6.8 DC Electrical Characteristics 2.5V

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 2.5V$, $V^- = 0V$, $V_{CM} = 1.0V$, $V_O = 1.25V$ and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824.

	PARAMETER	CONDITION	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT
		LMV821/822/822-Q1/824		1	3.5	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Innut Offact Voltage	put Offset Voltage LMV821/822/822-Q1/824, Over Temperature LMV824-Q1/LMV824I			4	m)/
Vos	input Offset voltage			1		mV V
		LMV824-Q1/LMV824I, Over Temperature			5.5	
		Vt. 0.5V B	2.30	2.37		
		$V^+ = 2.5V$, $R_L = 600\Omega$ to 1.25V		0.13	0.20	V
.,	Outrout Coding	$V^+ = 2.5V$, $R_L = 600\Omega$ to 1.25V, Over Temperature	2.20		0.30	
V _O	Output Swing	V/t 0.5V D 01:0 to 4.05V	2.40	2.46		
		$V^{+} = 2.5V, R_{L} = 2k\Omega \text{ to } 1.25V$		0.08	0.12	V
		$V^+ = 2.5V$, $R_L = 2k\Omega$ to 1.25V, Over Temperature	2.30		0.20	

⁽¹⁾ All limits are ensured by testing or statistical analysis.

6.9 AC Electrical Characteristics 2.7V

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 1.0V$, $V_O = 1.35V$ and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN (1) TYP (2) MAX (1)	UNIT
SR	Slew Rate	See (3)	1.5	V/μs
GBW	Gain-Bandwdth Product		5	MHz
Φ_{m}	Phase Margin		61	Deg.
G _m	Gain Margin		10	dB
	Amp-to-Amp Isolation	See (4)	135	dB
e _n	Input-Related Voltage Noise	$f = 1 \text{ kHz}, V_{CM} = 1V$	28	nV/√ Hz
in	Input-Referred Current Noise	f = 1 kHz	0.1	pA/√Hz
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_V = -2, \\ R_L = 10 \text{ k}\Omega, V_O = 4.1 \text{ V}_{PP}$	0.01%	

⁽¹⁾ All limits are ensured by testing or statistical analysis.

6.10 DC Electrical Characteristics 5V

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}\text{C}$. $V^+ = 5 \text{ V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 2.0\text{V}$, $V_{\text{O}} = 2.5\text{V}$ and $R_L > 1 \text{ M}\Omega$. Temperature extremes are $-40^{\circ}\text{C} \le T_J \le 85^{\circ}\text{C}$ for LMV821/822/824, and $-40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT
V Land Office		LMV821/822/822-Q1/824		1	3.5	
	Innut Offact Valtage	LMV821/822/822-Q1/824, Over Temperature			4.0	m\/
Vos	Input Offset Voltage	LMV824-Q1/LMV824I		1		mV
		LMV824-Q1/ LMV824I, Over Temperature			5.5	
TCV _{OS}	Input Offset Voltage Average Drift			1		μV/°C

⁽¹⁾ All limits are ensured by testing or statistical analysis.

⁽²⁾ Typical Values represent the most likely parametric norm.

⁽²⁾ Typical Values represent the most likely parametric norm.

⁽³⁾ V⁺ = 5V. Connected as voltage follower with 3V step input. Number specified is the slower of the positive and negative slew rates.

⁽⁴⁾ Input referred, V⁺ = 5V and $R_L = 100 k\Omega$ connected to 2.5V. Each amp excited in turn with 1 kHz to produce $V_O = 3 V_{PP}$.

⁽²⁾ Typical Values represent the most likely parametric norm.



DC Electrical Characteristics 5V (continued)

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 5$ V, $V^- = 0$ V, $V_{CM} = 2.0$ V, $V_O = 2.5$ V and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT
	Input Bias Current			40	100	nA
I _B	input bias Current	Over Temperature			150	IIA
laa	Input Offset Current			0.5	30	nA
los	input Onset Current	Over Temperature			50	ПА
CMRR	Common Mode	0V ≤ V _{CM} ≤ 4.0V	72	40 100 150 0.5 30 50	dB	
OWNER	Rejection Ratio	0V ≤ V _{CM} ≤ 4.0V, Over Temperature	70			ub.
	Positive Power	$1.7V \le V^+ \le 4V$, $V^- = 1V$, $V_O = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/824I		85	75	
+PSRR	Supply Rejection Ratio	$1.7V \le V^+ \le 4V$, $V^- = 1V$, $V_O = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/824I, Over Temperature			70	dB
		LMV822-Q1	75	85		
	Negative Power	$-1.0V \le V^- \le -3.3V$, $V^+ = 1.7V$, $V_O = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/824I	73			
-PSRR	Supply Rejection Ratio	$-1.0V \le V^- \le -3.3V$, $V^+ = 1.7V$, $V_O = 0V$, $V_{CM} = 0V$ LMV821/822/824/824-Q1/824I	70			dB
		LMV822-Q1	73	85		
\/	Input Common-Mode	For CMRR ≥ 50dB		-0.3	-0.2	V
V_{CM}	Voltage Range		4.2	4.3		V
		Sourcing, $R_L = 600\Omega$ to 2.5V, $V_O = 2.5V$ to 4.5V; LMV821/822/824	95	105		
		Sourcing, $R_L = 600\Omega$ to 2.5V, $V_O = 2.5V$ to 4.5V; LMV821/822/824, Over Temperature	90			dB
		LMV822-Q1/LMV824-Q1/LMV824I	95	105		
		Sinking, $R_L = 600\Omega$ to 2.5V, $V_O = 2.5V$ to 0.5V LMV821/822/824	95	105		
		Sinking, R_L = 600 Ω to 2.5V, V_O = 2.5V to 0.5V LMV821/822/824, Over Temperature	90			dB
		LMV824I	95	105		
۸	Large Signal Voltage	LMV824I, Over Temperature	82			
A_V	Gain	LMV822-Q1/LMV824-Q1	95	105		
		Sourcing, $R_L = 2k\Omega$ to 2.5V, $V_O = 2.5V$ to 4.5V; LMV821/822/824	95	105		
		Sourcing, $R_L = 2k\Omega$ to 2.5V, $V_O = 2.5V$ to 4.5V; LMV821/822/824, Over Temperature	90			dB
		LMV822-Q1/LMV824-Q1/LMV824I	95	105		
		Sinking, $R_L = 2k\Omega$ to 2.5V, $V_O = 2.5V$ to 0.5V LMV821/822/824	95	105		
		Sinking, $R_L = 2k\Omega$ to 2.5V, $V_O = 2.5V$ to 0.5V LMV821/822/824, Over Temperature	90			dB
		LMV822-Q1/LMV824-Q1/LMV824I	95	105		

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated





DC Electrical Characteristics 5V (continued)

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 5$ V, $V^- = 0$ V, $V_{CM} = 2.0$ V, $V_O = 2.5$ V and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT
		$V^{+} = 5V, R_{L} = 600\Omega$ to 2.5V	4.75	4.84		
		$V^+ = 5V$, $R_L = 600\Omega$ to 2.5V, Over Temperature	4.70			V V mA mA
		$V^{+} = 5V, R_{L} = 600\Omega$ to 2.5V (LMV824-Q1, LMV824I)		4.84		V
		V^+ = 5V,R $_L$ = 600 $\!\Omega$ to 2.5V (LMV824-Q1, LMV824I), Over Temperature	4.60			
		$V^+ = 5V, R_L = 600\Omega$ to 2.5V		0.17	0.250	
V o	Output Swing	$V^+ = 5V$, $R_L = 600\Omega$ to 2.5V, Over Temperature			0.30	
		$V^{+} = 5V$, $R_{L} = 600\Omega$ to 2.5V (LMV824-Q1, LMV824I)		0.17		V
		V^{+} = 5V,R $_{L}$ = 600 $\!\Omega$ to 2.5V (LMV824-Q1, LMV824I), Over Temperature			0.40	
		$V^{+} = 5V$, $R_{L} = 2k\Omega$ to 2.5V	4.85	4.90		
				0.10	0.15	V
		$V^+ = 5V$, $R_L = 2k\Omega$ to 2.5V, Over Temperature	4.80		0.20	
		Sourcing, V _O = 0V	20 15	45		A
		Sourcing, $V_0 = 0V$, Over Temperature	15			MA
		Sourcing, V _O = 0V LMV824I	20	45		-m Λ
		Sourcing, V _O = 0V LMV824I, Over Temperature	10			MA
lo	Output Current	Sinking, $V_0 = 5V$	20	40		^
		Sinking, V _O = 5V, Over Temperature	15			mA
		Sinking, V _O = 5V LMV824I	20	40		A
		Sinking, V _O = 5V LMV824I, Over Temperature	10			mA
		LMV821 (Single)		0.30	0.4	^
		LMV821, Over Temperature			0.6	mA
		LMV822 (Dual)		0.5	0.7	^
Is	Cumply Current	LMV822, Over Temperature			0.9	mA
	Supply Current	LMV824 (Quad)		1.0	1.3	mΛ
		LMV824, Over Temperature			1.5	mA
		LMV824I (Quad)		1.0	1.3	mΛ
		LMV824I, Over Temperature			1.6	mA



6.11 AC Electrical Characteristics 5V

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 5$ V, $V^- = 0$ V, $V_{CM} = 2.0$ V, $V_O = 2.5$ V and $R_L > 1$ M Ω . Temperature extremes are $-40^{\circ}C \le T_J \le 85^{\circ}C$ for LMV821/822/824, and $-40^{\circ}C \le T_J \le 125^{\circ}C$ for LMV822-Q1/LMV824-Q1/LMV824I.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP (2)	MAX (1)	UNIT
SR	Slew Rate	See (3)	1.4	2.0		V/μs min
GBW	Gain-Bandwdth Product			5.6		MHz
Φ_{m}	Phase Margin			67		Deg.
G _m	Gain Margin			15		dB
	Amp-to-Amp Isolation	See (4)		135		dB
e _n	Input-Related Voltage Noise	$f = 1 \text{ kHz}, V_{CM} = 1V$		24		nV/√ Hz
in	Input-Referred Current Noise	f = 1 kHz		0.25		pA/√ Hz
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_V = -2,$ $R_L = 10 \text{ k}\Omega, V_O = 4.1 \text{ V}_{PP}$		0.01%		

⁽¹⁾ All limits are ensured by testing or statistical analysis.(2) Typical Values represent the most likely parametric norm.

 ⁽³⁾ V⁺ = 5V. Connected as voltage follower with 3V step input. Number specified is the slower of the positive and negative slew rates.
 (4) Input referred, V⁺ = 5V and R_L = 100kΩ connected to 2.5V. Each amp excited in turn with 1 kHz to produce V_O = 3 V_{PP}.



6.12 Typical Characteristics




Figure 1. Supply Current vs. Supply Voltage (LMV821)




Figure 2. Input Current vs. Temperature




Figure 3. Sourcing Current vs. Output Voltage (V_S = 2.7V)




Figure 4. Sourcing Current vs Output Voltage (V_S = 5V)




Figure 5. Sinking Current vs. Output Voltage ($V_S = 2.7V$)




Figure 6. Sinking Current vs. Output Voltage $(V_S = 5V)$






Figure 7. Output Voltage Swing vs. Supply Voltage $(R_L = 10k\Omega)$




Figure 8. Output Voltage Swing vs. Supply Voltage $(R_L = 2k\Omega)$




Figure 9. Output Voltage Swing vs. Supply Voltage ($R_L = 600\Omega$)




Figure 10. Output Voltage Swing vs. Load Resistance




Figure 11. Input Voltage Noise vs. Frequency




Figure 12. Input Current Noise vs. Frequency






Figure 13. Crosstalk Rejection vs. Frequency




Figure 14. +PSRR vs. Frequency




Figure 15. -PSRR vs. Frequency




Figure 16. CMRR vs. Frequency




Figure 17. Input Voltage vs. Output Voltage




Figure 18. Gain and Phase Margin vs. Frequency $(R_L = 100k\Omega, 2k\Omega, 600\Omega)$ at 2.7V






Figure 19. Gain and Phase Margin vs. Frequency $(R_L=100k\Omega,2k\Omega,600\Omega)~at~5V$




Figure 20. Gain and Phase Margin vs. Frequency (Temp.= 25, -40, 85°C, R_L = 10k Ω) at 2.7V




Figure 21. Gain and Phase Margin vs. Frequency (Temp.= 25, -40, 85 °C, R_L = 10k Ω) at 5V




Figure 22. Gain and Phase Margin vs. Frequency $(C_L = 100pF, 200pF, 0pF, R_L = 10k\Omega)$ at 2.7V




Figure 23. Gain and Phase Margin vs. Frequency (C_L = 100pF, 200pF, 0pF R_L = 10k Ω) at 5V




Figure 24. Gain and Phase Margin vs. Frequency (C_L = 100pF, 200pF, 0pF R_L = 600Ω) at 2.7V






Figure 25. Gain and Phase Margin vs. Frequency $(C_L = 100pF, 200pF, 0pF R_L = 600\Omega)$ at 5V




Figure 26. Slew Rate vs. Supply Voltage




Figure 27. Non-Inverting Large Signal Pulse Response




Figure 28. Non-Inverting Small Signal Pulse Response




Figure 29. Inverting Large Signal Pulse Response





Figure 30. Inverting Small Signal Pulse Response







7 Detailed Description

7.1 Overview

The LMV821/LMV822/LMV824 bring performance and economy to low voltage / low power systems. With a 5 MHz unity-gain frequency and a specified 1.4 V/ μ s slew rate, the quiescent current is only 220 μ A/amplifier (2.7 V). They provide rail-to-rail (R-to-R) output swing into heavy loads (600 Ω specified). The input common-mode voltage range includes ground, and the maximum input offset voltage is 3.5 mV.

7.2 Functional Block Diagram




Figure 32. (Each Amplifier)

7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (+IN) and an inverting input (-IN). The amplifier amplifies only the difference in voltage between the two inpus, which is called the differential input voltage. The output voltage of the op-amp Vout is given by Equation 1:

$$V_{OUT} = A_{OL} \left(IN^+ - IN^- \right) \tag{1}$$

where A_{OI} is the open-loop gain of the amplifier, typically around 100dB (100,000x, or 10uV per Volt).

7.4 Device Functional Modes

This section covers the following design considerations:

- 1. Frequency and Phase Response Considerations
- 2. Unity-Gain Pulse Response Considerations
- 3. Input Bias Current Considerations

7.4.1 Frequency and Phase Response Considerations

The relationship between open-loop frequency response and open-loop phase response determines the closed-loop stability performance (negative feedback). The open-loop phase response causes the feedback signal to shift towards becoming positive feedback, thus becoming unstable. The further the output phase angle is from the input phase angle, the more stable the negative feedback will operate. Phase Margin (ϕ_m) specifies this output-to-input phase relationship at the unity-gain crossover point. Zero degrees of phase-margin means that the input and output are completely in phase with each other and will sustain oscillation at the unity-gain frequency.

The AC tables show ϕ_m for a no load condition. But ϕ_m changes with load. The Gain and Phase margin vs Frequency plots in the curve section can be used to graphically determine the ϕ_m for various loaded conditions. To do this, examine the phase angle portion of the plot, find the phase margin point at the unity-gain frequency, and determine how far this point is from zero degree of phase-margin. The larger the phase-margin, the more stable the circuit operation.

Device Functional Modes (continued)

The bandwidth is also affected by load. The graphs of Figure 33 and Figure 34 provide a quick look at how various loads affect the ϕ_m and the bandwidth of the LMV821/822/824 family. These graphs show capacitive loads reducing both ϕ_m and bandwidth, while resistive loads reduce the bandwidth but increase the ϕ_m . Notice how a 600Ω resistor can be added in parallel with 220 picofarads capacitance, to increase the ϕ_m 20°(approx.), but at the price of about a 100 kHz of bandwidth.

Overall, the LMV821/822/824 family provides good stability for loaded condition.




Figure 33. Phase Margin vs Common Mode Voltage for Various Loads




Figure 34. Unity-Gain Frequency vs Common Mode Voltage for Various Loads

7.4.2 Unity Gain Pulse Response Consideration

A pull-up resistor is well suited for increasing unity-gain, pulse response stability. For example, a 600 Ω pull-up resistor reduces the overshoot voltage by about 50%, when driving a 220 pF load. Figure 35 shows how to implement the pull-up resistor for more pulse response stability.




Figure 35. Using a Pull-up Resistor at the Output for Stabilizing Capacitive Loads

20



Device Functional Modes (continued)

Higher capacitances can be driven by decreasing the value of the pull-up resistor, but its value shouldn't be reduced beyond the sinking capability of the part. An alternate approach is to use an isolation resistor as illustrated in Figure 36.

Figure 37 shows the resulting pulse response from a LMV824, while driving a 10,000 pF load through a 20Ω isolation resistor.




Figure 36. Using an Isolation Resistor to Drive Heavy Capacitive Loads




Figure 37. Pulse Response per Figure 36

7.4.3 Input Bias Current Consideration

Input bias current (I_B) can develop a somewhat significant offset voltage. This offset is primarily due to I_B flowing through the negative feedback resistor, R_F . For example, if I_B is 90 nA (max @ room) and R_F is 100 k Ω , then an offset of 9 mV will be developed (V_{OS} = I_B x R_F). Using a compensation resistor (R_C), as shown in Figure 38, cancels out this affect. But the input offset current (I_{OS}) will still contribute to an offset voltage in the same manner - typically 0.05 mV at room temp.

Copyright © 1999–2016, Texas Instruments Incorporated

Device Functional Modes (continued)




Figure 38. Canceling the Voltage Offset Effect of Input Bias Current

8 Application and Implementation

8.1 Application Information

The LMV82x bring performance and economy to low voltage/low power systems. They provide rail-to-rail output swing into heavy loads and are capable of driving large capacitive loads.

8.2 Typical Applications

8.2.1 Telephone-Line Transceiver




Figure 39. Telephone-Line Transceiver for a PCMCIA Modem Card



8.2.1.1 Design Requirements

The telephone-line transceiver of Figure 39 provides a full-duplexed connection through a PCMCIA, miniature transformer. The differential configuration of receiver portion (UR), cancels reception from the transmitter portion (UT). Note that the input signals for the differential configuration of UR, are the transmit voltage (V_T) and $V_T/2$. This is because R_{match} is chosen to match the coupled telephone-line impedance; therefore dividing V_T by two (assuming R1 >> R_{match}).

8.2.1.2 Detailed Design Procedure

The differential configuration of UR has its resistors chosen to cancel the V_T and $V_T/2$ inputs according to the following equation:

$$V_0 = V_T \left(\frac{R_4}{R_3 + R_4} \right) \left(1 + \frac{R_2}{R_1} \right) - \frac{V_T}{2} \left(\frac{R_2}{R_1} \right) = V_T \frac{1}{3} (3) - \frac{V_T}{2} (2) = 0$$
 (2)

Note that Cc is included for canceling out the inadequacies of the lossy, miniature transformer.

8.2.2 "Simple" Mixer (Amplitude Modulator)




Figure 40. Amplitude Modulator Circuit

8.2.2.1 Design Requirements

The simple mixer can be applied to applications that utilize the Doppler Effect to measure the velocity of an object. The difference frequency is one of its output frequency components. This difference frequency magnitude $(/F_M-F_C/)$ is the key factor for determining an object's velocity per the Doppler Effect. If a signal is transmitted to a moving object, the reflected frequency will be a different frequency. This difference in transmit and receive frequency is directly proportional to an object's velocity.

8.2.2.2 Detailed Design Procedure

The mixer of Figure 40 is simple and provides a unique form of amplitude modulation. Vi is the modulation frequency (F_M), while a +3V square-wave at the gate of Q1, induces a carrier frequency (F_C). Q1 switches (toggles) U1 between inverting and non-inverting unity gain configurations. Offsetting a sine wave above ground at Vi results in the oscilloscope photo of Figure 41.

8.2.2.3 Application Performance Plot




Figure 41. Output signal of Figure 40

8.2.3 Tri-Level Voltage Detector




Figure 42. Tri-level Voltage Detector

8.2.3.1 Design Requirements

The tri-level voltage detector of Figure 42 provides a type of window comparator function. It detects three different input voltage ranges: Min-range, Mid-range, and Max-range. The output voltage (V_O) is at V_{CC} for the Min-range. V_O is clamped at GND for the Mid-range. For the Max-range, V_O is at V_{ee} . Figure 43 shows a V_O vs. V_O oscilloscope photo per the circuit of Figure 42.



Its operation is as follows: V_I deviating from GND, causes the diode bridge to absorb I_{IN} to maintain a clamped condition (V_O = 0V). Eventually, I_{IN} reaches the bias limit of the diode bridge. When this limit is reached, the clamping effect stops and the op amp responds open loop. The design equation directly preceding Figure 43, shows how to determine the clamping range. The equation solves for the input voltage band on each side GND. The mid-range is twice this voltage band.

8.2.3.2 Detailed Design Procedure

$$\Delta V = \frac{R}{R_1} (V_{CC} - V_{Diode})$$
 (3)

8.2.3.3 Application Performance Plot






Figure 43. X, Y Oscilloscope Trace showing V_{OUT} vs V_{IN} per the Circuit of Tri-Level Voltage Detector

8.2.4 Dual Amplifier Active Filters (DAAFs)



3 kHz Low-Pass Active Filter with a Butterworth Response and a Pass Band Gain of Times Two

Figure 44. Dual Amplifier Active Low-Pass Filter



300 Hz High-Pass Active Filter with a Butterworth Response and a Pass Band Gain of Times Two

Figure 45. Dual Active Amplifier High-Pass Filter

8.2.4.1 Design Requirements

The LMV822/24 bring economy and performance to DAAFs. The low-pass and the high-pass filters of Figure 44 and Figure 45 (respectively), offer one key feature: excellent sensitivity performance. Good sensitivity is when deviations in component values cause relatively small deviations in a filter's parameter such as cutoff frequency (Fc). Single amplifier active filters like the Sallen-Key provide relatively poor sensitivity performance that sometimes cause problems for high production runs; their parameters are much more likely to deviate out of specification than a DAAF would. The DAAFs of Figure 44 and Figure 45 are well suited for high volume production.

8.2.4.2 Detailed Design Procedure

Active filters are also sensitive to an op amp's parameters -Gain and Bandwidth, in particular. The LMV822/24 provide a large gain and wide bandwidth. And DAAFs make excellent use of these feature specifications.

Single Amplifier versions require a large open-loop to closed-loop gain ratio - approximately 50 to 1, at the Fc of the filter response.

In addition to performance, DAAFs are relatively easy to design and implement. The design equations for the low-pass and high-pass DAAFs are shown below. The first two equation calculate the Fc and the circuit Quality Factor (Q) for the LPF (Figure 44). The second two equations calculate the Fc and Q for the HPF (Figure 45).

(LPF)
$$F_{C} = \frac{\sqrt{R_{5}}}{2\pi\sqrt{R_{a}}\cdot\sqrt{R_{2}}\cdot\sqrt{R_{4}}\cdot\sqrt{C_{1}}\cdot\sqrt{C_{3}}}$$

$$Q = 2\pi F_{C}\sqrt{C_{1}}\cdot\sqrt{C_{3}}$$
(HPF)
$$F_{C} = \frac{\sqrt{R_{4}}}{2\pi\sqrt{R_{1}}\cdot\sqrt{R_{3}}\cdot\sqrt{R_{5}}\cdot\sqrt{C_{a}}\cdot\sqrt{C_{2}}}$$

$$Q = 2\pi F_{C}\sqrt{C_{a}}\cdot\sqrt{C_{2}}$$

$$Q = 2\pi F_{C}\sqrt{C_{a}}\cdot\sqrt{C_{2}}$$
(4)

To simplify the design process, certain components are set equal to each other. Refer to Figure 44 and Figure 45. These equal component values help to simplify the design equations as follows:

(LPF)
$$R_a = R_2 = \frac{1}{2\pi F_C \sqrt{C_1} \cdot \sqrt{C_3}}$$
 $R_3 = \frac{Q}{2\pi F_C \sqrt{C_1} \cdot \sqrt{C_3}}$ (HPF) $R_1 = R_3 = \frac{1}{2\pi F_C \sqrt{C_a} \cdot \sqrt{C_2}}$ $R_b = \frac{Q}{2\pi F_C \sqrt{C_a} \cdot \sqrt{C_2}}$ (5)



To illustrate the design process/implementation, a 3 kHz, Butterworth response, low-pass filter DAAF (Figure 44) is designed as follows:

- 1. Choose $C_1 = C_3 = C = 1 \text{ nF}$
- 2. Choose $R_4 = R_5 = 1 \text{ k}\Omega$
- 3. Calculate R_a and R₂ for the desired Fc as follows:

$$R_{a} = R_{2} = \frac{1}{2\pi(F_{C})C}$$

$$= \frac{1}{2\pi(3 \text{ kHz}) 1 \text{nF}}$$

$$= 53.1 \text{ k}\Omega$$

$$\cong 53.6 \text{ k}\Omega \text{ (Practical Value)}$$
(6)

4. Calculate R₃ for the desired Q. The desired Q for a Butterworth (Maximally Flat) response is 0.707 (45 degrees into the s-plane). R₃ calculates as follows:

$$R_3 = \frac{Q}{2\pi(F_C)C}$$

$$= \frac{0.707}{2\pi(3 \text{ kHz}) \ln F}$$

$$= 37.5 \text{ k}\Omega$$


$$\cong 37.4 \text{ k}\Omega \text{ (Practical Value)}$$
(7)

Notice that R₃ could also be calculated as 0.707 of R_a or R₂

The circuit was implemented and its cutoff frequency measured. The cutoff frequency measured at 2.92 kHz.

The circuit also showed good repeatability. Ten different LMV822 samples were placed in the circuit. The corresponding change in the cutoff frequency was less than a percent.

8.2.4.3 Application Perfromance Plots



Butterworth Response as Measured by the HP3577A Network Analyzer

Figure 46. 300 kHz, DAAF Low-Pass Filter Measurement Results

Figure 46 shows an impressive photograph of a network analyzer measurement (HP3577A). The measurement was taken from a 300 kHz version of Figure 44. At 300 kHz, the open-loop to closed-loop gain ratio @ Fc is about 5 to 1. This is 10 times lower than the 50 to 1 "rule of thumb" for Single Amplifier Active Filters.

Table 1 provides sensitivity measurements for a 10 M Ω load condition. The left column shows the passive components for the 3 kHz low-pass DAAF. The third column shows the components for the 300 Hz high-pass DAAF. Their respective sensitivity measurements are shown to the right of each component column. Their values consists of the percent change in cutoff frequency (Fc) divided by the percent change in component value. The lower the sensitivity value, the better the performance.



Each resistor value was changed by about 10 percent, and this measured change was divided into the measured change in Fc. A positive or negative sign in front of the measured value, represents the direction Fc changes relative to components' direction of change. For example, a sensitivity value of negative 1.2, means that for a 1 percent increase in component value, Fc decreases by 1.2 percent.

Note that this information provides insight on how to fine tune the cutoff frequency, if necessary. It should be also noted that R_4 and R_5 of each circuit also caused variations in the pass band gain. Increasing R_4 by ten percent, increased the gain by 0.4 dB, while increasing R_5 by ten percent, decreased the gain by 0.4 dB.

Sensitivity Sensitivity Component Component (LPF) (HPF) (LPF) (HPF) -1.2 C_a -0.7 R_a -0.1 -1.0 C_1 R_b R_2 -1.1 R_1 +0.1 +0.7 R_3 C_2 -0.1 -1.5 C_3 R_3 +0.1 -0.6 R_4 -0.1 R_4 +0.6 R_5 +0.1 R_5

Table 1. Component Sensitivity Measurements

8.3 Do's and Don'ts

Do properly bypass the power supplies.

Do add series resistence to the oputput when driving capacitive loads, particularly cables, Muxes and ADC inputs.

Do not exceed the input common mode range. The input is not "Rail to Rail" and will limit upper output swing when configured as followers or other low-gain applications. See the Input Common Mode Voltage Range section of the Electrical Table.

Do add series current limiting resistors and external schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1mA or less (1K Ω per volt).

9 Power Supply Recommendations

For proper operation, the power supplies bust be properly decoupled. For decoupling the supply lines it is suggested that 10 nF capacitors be placed as close as possible to the op amp power supply pins. For single supply, place a capacitor between V⁺ and V⁻supply leads. For dual supplies, place one capacitor between V⁺ and ground, and one capacitor between V⁻ and ground.



10 Layout

10.1 Layout Guidelines

The V+ pin should be bypassed to ground with a low ESR capacitor.

The optimum placement is closest to the V+ and ground pins.

Care should be taken to minimize the loop area formed by the bypass capacitor connection between V+ and ground.

The ground pin should be connected to the PCB ground plane at the pin of the device.

The feedback components should be placed as close to the device as possible minimizing strays.

10.2 Layout Example




Figure 47. 2-D Layout

Layout Example (continued)




Figure 48. 3-D Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- TI Filterpro Software
- TI Universal Operational Amplifier Evaluation Module
- TINA-TI SPICE-Based Analog Simulation Program

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV821-N	Click here	Click here	Click here	Click here	Click here
LMV822-N	Click here	Click here	Click here	Click here	Click here
LMV822-N-Q1	Click here	Click here	Click here	Click here	Click here
LMV824-N	Click here	Click here	Click here	Click here	Click here
LMV824-N-Q1	Click here	Click here	Click here	Click here	Click here

11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





26-Sep-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV821M5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	A14	
LMV821M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A14	Samples
LMV821M5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	A14	
LMV821M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A14	Samples
LMV821M7	NRND	SC70	DCK	5	1000	TBD	Call TI	Call TI	-40 to 85	A15	
LMV821M7/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A15	Samples
LMV821M7X	NRND	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 85	A15	
LMV821M7X/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A15	Samples
LMV822M	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMV 822M	
LMV822M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV 822M	Samples
LMV822MM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 85	V822	
LMV822MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAUAG CU SN	Level-1-260C-UNLIM	-40 to 85	V822	Samples
LMV822MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU NIPDAUAG CU SN	Level-1-260C-UNLIM	-40 to 85	V822	Samples
LMV822MX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LMV 822M	
LMV822MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV 822M	Samples
LMV822Q1MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AKAA	Samples
LMV822Q1MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AKAA	Samples
LMV824M/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV824M	Samples
LMV824MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	LMV824 MT	Samples



www.ti.com

PACKAGE OPTION ADDENDUM

26-Sep-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV824MTX	NRND	TSSOP	PW	14	2500	TBD	Call TI	Call TI	-40 to 85	LMV824 MT	
LMV824MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	LMV824 MT	Samples
LMV824MX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV824M	Samples
LMV824NDGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV824N	Samples
LMV824Q1MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV824Q1 MA	Samples
LMV824Q1MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV824Q1 MA	Samples
LMV824Q1MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV824 Q1MT	Samples
LMV824Q1MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV824 Q1MT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

26-Sep-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV822-N, LMV822-N-Q1, LMV824-N, LMV824-N-Q1:

Catalog: LMV822-N, LMV824-N

www.ti.com

Automotive: LMV822-N-Q1, LMV824-N-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Sep-2017

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV821M5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV821M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV821M5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV821M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV821M7	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV821M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV821M7X	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV821M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV822MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV822MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV822MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV822MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV822MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV822Q1MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV822Q1MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV824MTX	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV824MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV824MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Sep-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV824NDGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
LMV824Q1MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV824Q1MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV821M5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV821M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV821M5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV821M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV821M7	SC70	DCK	5	1000	210.0	185.0	35.0
LMV821M7/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV821M7X	SC70	DCK	5	3000	210.0	185.0	35.0
LMV821M7X/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV822MM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV822MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV822MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV822MX	SOIC	D	8	2500	367.0	367.0	35.0
LMV822MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV822Q1MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 22-Sep-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV822Q1MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV824MTX	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV824MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV824MX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV824NDGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
LMV824Q1MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV824Q1MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.