

# 削峰類比控制電路佈局設計

## 作業 八

班級： 電 三 乙

姓名： 蔡承宏

學號： 110510216

老師： 陳俊達

0 DRD: OFF dx: -0.13 dy: 6.91 Dist: 6.911 Cnd: 14

Source Netlist - /home/107vlsi0216/CIC18/cic018/cic18/0516new.sp

Layout Netlist - /home/107vlsi0216/CIC18/cic018/cic18/0516new.sp

Location: X

Top Network

Subckts

L

0516new

SPICE NETLIST

```
*****
.SUBCKT L POS NEG
.ENDS
*****
.SUBCKT 0516new vdd! vss!
** W=3 EP=0 IP=0 PDC=1
C0 vdd! vss! 4.06e-13 L=2e-05 W=2e-05 S[MIMCAPS] SX=0 SY=0 SD=30
.ENDS
*****
```

Search: Text

\*\*\*\*\*

Source Netlist

```
*****
* auCd1 Netlist:
*
* Library Name: ex1
* Top Cell Name: 0516new
* View Name: schematic
* Netlisted on: May 16 11:34:59 2019
*****
* BIPOLAR
* RES1 = 2000
* RESVAL
* CAPVAL
* DIODEP1
* DIODEA
* EQUATION
* SCALE METER
* MEDIA
PARAM
* GLOBAL vdd!
* vss!
* PIN vdd!
* vss!
*****
* Library Name: ex1
* Cell Name: 0516new
* View Name: schematic
*****
.SUBCKT 0516new
* PININPU
C0 vdd! vss! 406f S[MIMCAPS]
.ENDS
```

Line 1 Col 1

Calibre - LVS RVE : 0516new [/home/107vlsi0216/CIC18/cic018/cic18/svdb

File View Layout Source Setup

Input Files

- Rules File
- Source Netlist

Output Files

- Layout Netlist
- Extraction Report
- LVS Report

LVS Results: Designs Match

- 0516new / 0516new

Discrepancy Information

Query Cell: 0516new

LVS Report File - 0516new.lvs.report

File Edit Options Windows

```
##
*****
REPORT FILE NAME: 0516new.lvs.report
LAYOUT NAME: /home/107vlsi0216/CIC18/cic018/cic18/0516new.sp ('05
SOURCE NAME: /home/107vlsi0216/CIC18/cic018/cic18/0516new.sp ('0
RULE FILE: /home/107vlsi0216/CIC18/cic018/cic18/Rule.lvs_
RULE FILE TITLE: LVS Ver 1.0 of C10 0.18um 1.8V/3.3V IP6M virtual Mix
CREATION TIME: Thu May 16 11:43:12 2019
CURRENT DIRECTORY: /home/107vlsi0216/CIC18/cic018/cic18
USER NAME: 107vlsi0216
CALIBRE VERSION: v2008.2_22.20 Wed Jun 18 17:10:50 PDT 2008

OVERALL COMPARISON RESULTS

#
#
# CORRECT #
#
#
```

Edit Row 26 Col 1

```
* PININPU
C0 vdd! vss! 406f
.ENDS
```

