

前置類比信號處理電路佈局設計


作業

班級： 電子三乙

姓名： 蔡承宏

學號： 110510216

老師： 陳俊達



Calibre - DRC RVE : nmos.drc.results [/home/107vlsi0216/CIC18/cic018]

File View Highlight Tools Setup Help

Topcell nmos : No Results

☒ Cell nmos

DRC Summary Report - nmos.drc.summary

File Edit Options Windows

```

=====
--- CALIBRE::DRC-H SUMMARY REPORT
---
Execution Date/Time:      Thu Mar 21 11:26:40 2019
Calibre Version:         v2008.2 22.20      Wed Jun 18 17:10:50 PDT 2008
Rule File Pathname:      /home/107vlsi0216/CIC18/cic018/cic18/_rule.drc_
Rule File Title:
Layout System:           GDS
Layout Path(s):          rmos.calibre.db
Layout Primary Cell:     rmos
Current Directory:        /home/107vlsi0216/CIC18/cic018/cic18
User Name:                107vlsi0216
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database:    rmos.drc.results (ASCII)
Layout Depth:            ALL
Text Depth:              PRIMARY
Summary Report File:     rmos.drc.summary (REPLACE)
Geometry Flagging:       ACUTE = YES SKEW = NO ANGLED = NO OFFGRID = YES
                          NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO

Excluded Cells:
CheckText Mapping:       COMMENT TEXT + RULE FILE INFORMATION
Layers:                  MEMORY-BASED
Keep Empty Checks:       NO
=====
--- RUNTIME WARNINGS
---

```

Edit Row 14 Col 1

Help 1 ts

