

Milestone	Done	Test Name	Feature	Test Description	Test type	Test Stimulus	Reference	Status	Comments	Results	Document
Transmission Tests (RS232)	<input checked="" type="checkbox"/>	single_tx_test	Transmission operation by all randomized configuration settings	Run a transmission with randomized configuration settings	C-test	1. Apply reset for some clock cycles 2. Write 1 to the LCR[7] i.e. DLAB bit to access DLL/DLH CSRs 3. Write to DLL,DLH to set the divisor for the baudrate 4. Write 0 to the LCR[7] i.e. DLAB bit 5. Randomize the configuration settings (parity,stop bit, character length, break cntrl bit) and write the LCR register 6. Program the modem control register (optional in this case but necessary if fifos are enabled) 7. Write a randomized character (to be transmitted) in THR register 8. Monitor the "sout" pin via VIP monitor according to the configuration settings and write the monitored data to analysis_export port of scoreboard 9. Update mailbox with the monitored character in the scoreboard 10. Wait in C-test for the scoreboard to update mailbox with the monitored payload 11. Compare the expected data written to THR and the received data from scoreboard via mailbox Repeat the test for sending more character bytes with other randomized cfg settings	DW_apb_uart_databook section:: 1.2.1 6.1 5.1.8 5.1.2 5.1.4 5.1.3 5.1.7	PASSED	* None of the interrupt enable * No FIFO *also add repetitions		
	<input checked="" type="checkbox"/>	fifo_enabled_tx_test	Transmission operation with enabled FIFO	Run some transmissions on IP by enabling TX-FIFO and with the randomized configuration	C-test	Configure the IP (as Step 1-6 in single_tx_test) 7. Write 1 to the FCR[0] (FCROE) for enabling FIFO 8. Halt the transmission by setting HTX bit of HTX register 9. Write multiple Randomized characters (to be transmitted) in THR register and fill the FIFO 10. Clear the HTX bit of HTX register to un-halt transmission and transmission will start 11. Monitor the "sout" pin via VIP monitor according to the configuration settings and write the monitored data to export port of scoreboard 12. Wait in C-test for the scoreboard to update mailbox with the monitored payload 13. Compare the expected data written to THR and the received data from scoreboard via mailbox Repeat the test multiple times	DW_apb_uart_databook section:: 1.2.1 6.1 5.1.8 5.1.2 5.1.4 5.1.3 5.1.6 5.1.7	PASSED	* FIFO enabled for multiple transmissions. C-test require some touchup modifications		
Receive Tests (RS232)	<input checked="" type="checkbox"/>	single_rec_test	Single Receive operation by all the randomized configuration settings	Run a receive test with all the random configuration settings	C-test & sequence	Configure the IP (as Step 1-6 in single_tx_test) 7. Drive payload on "sin" pin via VIP driver w.r.t. the configuration settings. IP will start receiving data as soon the start-bit received at "sin" pin 8. As the driver completes driving a payload, write the transaction to the scoreboard's analysis_export port 9. Scoreboard updates mailbox with the payload driven for the c-test 10. Wait in c-test for scoreboard to update mailbox 11. Read the RBR register 12. Compare the expected payload driven at sout and the received data read from RBR Repeat the test multiple times	DW_apb_uart_databook section:: 1.2.1 6.1 5.1.8 5.1.2 5.1.4 5.1.3 5.1.7	PASSED	* None of the interrupt enable * No FIFO		
	<input checked="" type="checkbox"/>	fifo_enabled_rec_test	Receive operation with enabled FIFO	Run some receive tests on IP by enabling RX-FIFO and randomized configuration settings	C-test & sequence	Configure the IP (as Step 1-6 in single_tx_test) 7. Write to FCR for enabling FIFO and setting threshold level 7.1. Write 1 to the FCR[0] (FCROE) for enabling FIFO 7.2. Write at FCR[7:6] (RT) bit for RX FIFO trigger level 8. Run a sequence multiple times to Drive random payloads on "sin" pin via VIP driver w.r.t. the configuration settings. IP will start receiving data as soon the start-bit received at "sin" pin 9. As the driver completes driving a payload, write the transaction to the scoreboard's analysis_export port 10. Scoreboard updates mailbox with the payload driven for the c-test 11. Wait in c-test for scoreboard to update mailbox 12. Read the RBR register 13. Compare the expected payload driven at sout and the received data read from RBR	DW_apb_uart_databook section:: 1.2.1 6.1 5.1.8 5.1.2 5.1.4 5.1.3 5.1.6 5.1.7	PASSED	* FIFO enabled for regressive testing. C-test require some touchup modifications		
Rec Errors Test	<input checked="" type="checkbox"/>	RecLineErr	To test the receive line error (overrun error, framing error, parity error, break error) set/clear logic	OE: Drive the sout for receive operation on IP when the received FIFO is already full (IF FIFO is enable) or RBR already having unread data. Read the corresponding error bit i.e. OE bit of LSR. FE: Run receive sequence with intentionally corrupted stop bit and read the corresponding error bit i.e. FE bit of LSR. PE: Intentionally corrupt the parity bit and run receive sequence on IP and read the corresponding error bit i.e. PE bit of LSR. BE: Intentionally send break sequences on sout pin of IP and read error from the corresponding error bit i.e. BI bit of LSR. The error bit should be cleared by IP upon reading LSR	C-test & sequence	Configure the IP (as Step 1-6 in single_tx_test) and step-7 (enabling of FIFO and setting of threshold level) is optional 8. Run any of the following erroneous sequence -Drive payload on "sin" pin via VIP driver w.r.t. the configuration settings until the threshold level crossed (for OE) -Drive the stop bit corrupted payload on "sin" pin via VIP driver w.r.t. the configuration settings (for FE) -Drive the parity bit corrupted payload on "sin" pin via VIP driver w.r.t. the configuration settings (for PE) -Drive the break sequence on "sin" pin (i.e. all zeroes for whole frame) via VIP driver according to the configuration settings (for BE) IP will start receiving data as soon the start-bit received at "sin" pin. 9. As the driver completes driving a payload, write the transaction to the scoreboard's analysis_export port 10. Scoreboard updates mailbox with the payload driven for the c-test 11. Wait in c-test for scoreboard to update mailbox 12. Read the RBR register 13. Compare the expected payload driven at sout and the received data read from RBR 14. Read the LSR register and observe the corresponding bit (should be set to 1) -OE bit (LSR[1]) for overrun error -FE bit (LSR[3]) for frame error -PE bit (LSR[2]) for parity error -BI bit (LSR[4]) for break error Repeat the test to cover all the receive errors	DW_apb_uart_databook section:: 1.2.1 6.1 5.1.8 5.1.2 5.1.4 5.1.3 5.1.6 5.1.7 5.1.10	merged with receive line interrupt tests	The test is pretty much same as the receive line interrupt. So it is merged with receive line inerrupt test		

[illegible]