## Project 2

Members: 曾民君 (R08922167), 徐浩翔(R07922163)

## **Division of labor:**

曾民君(50%)	Change CPU.v , Pipeline Registers , and Debug
徐浩翔(50%)	Implement L1 Cache and Debug

## Implementation:

Modules name	Description
CPU.v	Almost the same as Project_1. We add stall signal to all pipeline registers and PC
Pipeline Registers.v	Add stall signal, if stall signal is arise then do nothing when the clock is at postedge
dcatch_top.v	Implement as the following graph:  Cache Hit Mark Cache Ready Valid & Bill Set Hit Set Dirty Valid Set Dirty Valid Set Dirty Valid CPU request Valid Set Dirty Valid Set Vali

- 04.w\_hit\_data 中放的是cpu要存入memory中的資料 所以也要根據p1\_offset放入對應的位置
- 05. 最後是controller的實作在state\_miss中因為一定是cache miss所以必定要從memory搬資料上來,將mem\_enable設成1,再來如果sram\_dirty是1代表cache中的資料有被寫過需要write back回memory,所以mem\_write、write\_back設成1,否則兩個都還是零,state\_readimss中等待資料從memory搬至cache當收到mem\_ack時表示mem\_data已經到了,將cache\_we(write enable)設成1並跳到state\_readmissok,state\_readmissok這個state已經將memory的資料寫入cache所以cache\_we設成0並回到state\_idle,而state\_write是從state\_miss且dirty bit 為1時跳過來的等待mem\_ack訊號如果收到時代表資料已寫回memory故將write\_back及mem\_write設成0也就是圖片右下角。

## Difficulties encountered and solutions of this projects:

1. We had a bug at HazardDetection, it will cause a data hazard when the ID.rt == EX.writeAddr but load word commend does not have rt register so we should skip checking ID.rt == EX.writeAddr when the current command is load word.