
Lecture 2

• Performance/Power/Cost


What is "Computer Architecture"?



"What really matters is the functioning of the complete system, hardware, runtime system, compiler, operating system, and application"


"In networking, this is called the "End to End argument"
--- H&P


Forces on Computer Architecture



Application

1990'~ Multimedia applications, 3D &Video ==== MMS, SSE, GPU 2000'~ RMS (Recognition, Mining and Synthesis) == Many-core/ GPGPU/ 3D memory 2010'~ Machine Learning == DNN accelerator architecture





Technologies Used in Computer


Year	Technology	Relative performance/cost
1951	Vacuum tube	1
1965	Transistor	35
1975	Integrated circuit (IC)	900
1995	Very large scale IC (VLSI)	2,400,000
2013	Ultra large scale IC	250,000,000,000

Moore's Law

- Moore's Law (1965)
 - Gordon Moore, Intel founder
 - "The density of transistors in an integrated circuit will double every year."




"The density of silicon chips doubles every 18 months."






Technology Outlook Technology Node: transistor gate length TECHNOLOGY GENERATION Beyond 45nm 32nm 22nm 14nm 10nm 7nm 2007 2017 2009 2011 2013 2015 2020 MANUFACTURING DEVELOPMENT RESEARCH Carbon Nanotube ~1nm diameter Graphene 1 atom thick QW III-V Device 5nm Nanowire Not to scale 10 atoms across Silicon lattice is ~ 0.5nm, hard to imagine good devices smaller that 10 lattices across - reached in 2020



Embargo until 8-11-14, 9 am PDT

14 nm Broadwell SoC Yield Trend



22 nm data are shifted to align date of lead product qual Depicts relative health, lines not to scale

- 14 nm product yield is now in healthy range with further improvements coming
- Process and lead product are qualified and in volume production
- 14 nm manufacturing fabs are located in Oregon (2014), Arizona (2014) and Ireland (2015)
- Production yield and wafer volume are projected to meet the needs of multiple 14 nm product ramps in 1H '15

Leadership Technologies are Never Easy (at First!)






Process-Architecture-Optimization (PAO)

- Process: With each process, Intel advances their manufacturing process technology in line with <u>Moore's</u> Law.
- Architecture: With each architecture, Intel uses the their latest manufacturing process technology from their "process" to manufacture a newly designed microarchitecture.
- Optimization: With each optimization, Intel improves upon their <u>previous</u> microarchitecture by introducing incremental improvements and enhancements without introducing any large charges.


Intel PAO Schedule							
Cycle	Process	Introduction	Microarchitecture				
Process	<u>14 nm</u>	2014	Broadwell				
Architecture	<u>14 nm</u>	2015	Skylake				
Optimization	<u>14 nm</u>	2016	Kaby Lake				
Optimization	<u>14 nm</u>	2017	Coffee Lake				
Process	<u>10 nm</u>	2017	Cannonlake				
Architecture	<u>10 nm</u>	2018	<u>Icelake</u>				
Optimization	<u>10 nm</u>	2019	<u>Tigerlake</u>				



Processor Performance




Crossroads: Uniprocessor Performance




- VAX : 25%/year 1978 to 1986
- RISC + x86: 52%/year 1986 to 2002
- RISC + x86: 20%/year 2002 to present


Power Dissipation Increases



Parallelism for Energy Efficiency Present and Future



Computer Engineering Methodology





Importance of Evaluation/Analysis


- Why do we care about performance/power/cost evaluation?
 - Purchasing perspective
 - given a collection of machines, which has the
 - best performance ? lowest power
 - least cost ?
 - best performance / cost ?
 - Design perspective
 - faced with design options, which has the
 - best performance improvement ? best energy-efficiency?
 - least cost ?
 - best performance / cost ?
- How to measure, report, and summarize performance/power/cost?
 - Metric
 - Benchmark


Defining Performance

Which airplane has the best performance?









Chapter 1 — Computer Abstractions and Technology — 19

Response Time and Throughput

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- We'll focus on response time for now...

Relative Performance

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

Performance_x/Performance_y

- = Execution time $_{Y}$ /Execution time $_{X} = n$
- Example: time taken to run a program
 - 10s on A, 15s on B
 - Execution Time_B / Execution Time_A
 = 15s / 10s = 1.5
 - So A is 1.5 times faster than B

Measuring Execution Time

Elapsed time

- Total response time, including all aspects
 - Processing, I/O, OS overhead, idle time
- Determine system performance

CPU time

- Time spent processing a given job
 - Discounts I/O time, other jobs' shares
- Comprises user CPU time and system CPU time
- Different programs are affected differently by CPU and system performance


CPU Time

CPU Time = CPU Clock Cycles · Clock Cycle Time $= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count

CPU Clocking

Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
 - e.g., $250ps = 0.25ns = 250 \times 10^{-12}s$
- Clock frequency (rate): cycles per second

Chapter 1 — Computer e.g., $4.0GHz = 4000MHz = 4.0 \times 10^9 Hz$ Abstractions and Technology —

CPU Time Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - □ Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

Clock Rate_B =
$$\frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \cdot \text{Clock Cycles}_{\text{A}}}{6\text{s}}$$

Clock Cycles_A = CPU Time_A · Clock Rate_A

$$= 10\text{s} \cdot 2\text{GHz} = 20 \cdot 10^{9}$$

Clock Rate_B = $\frac{1.2 \cdot 20 \cdot 10^{9}}{6\text{s}} = \frac{24 \cdot 10^{9}}{6\text{s}} = 4\text{GHz}$

Chapter 1 Computer

Instruction Count and CPI

CPU Time = CPU Clock Cycles · Clock Cycle Time

Clock Cycles = Instruction Count · Cycles per Instruction

CPU Time = Instruction Count · CPI · Clock Cycle Time

Instruction Count · CPI

Clock Rate

- Instruction Count for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction
 - Affected by both
 - Hardware CPI per instruction type)

Chapter 1 — Computer of tware (instruction mix)

CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\begin{aligned} \text{CPU Time}_{A} &= \text{Instruction Count} \cdot \text{CPI}_{A} \cdot \text{Cycle Time}_{A} \\ &= \text{I} \cdot 2.0 \cdot 250 \text{ps} = \text{I} \cdot 500 \text{ps} & \text{A is faster...} \end{aligned}$$

$$\begin{aligned} \text{CPU Time}_{B} &= \text{Instruction Count} \cdot \text{CPI}_{B} \cdot \text{Cycle Time}_{B} \\ &= \text{I} \cdot 1.2 \cdot 500 \text{ps} = \text{I} \cdot 600 \text{ps} \end{aligned}$$

$$\begin{aligned} &= \text{CPU Time}_{B} \\ &= \frac{\text{I} \cdot 600 \text{ps}}{\text{I} \cdot 500 \text{ps}} = 1.2 & \text{...by this much} \end{aligned}$$

CPI in More Detail

If different instruction classes take different numbers of cycles

Clock Cycles =
$$\prod_{i=1}^{n}$$
 (CPI_i · Instruction Count_i)

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} CPI_{i} \cdot \frac{Instruction \ Count_{i}}{Instruction \ Count}$$

Relative frequency

CPI Example

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles= 2×1 + 1×2 + 2×3= 10
 - Avg. CPI = 10/5 = 2.0

Sequence 2: IC = 6

- Clock Cycles= 4×1 + 1×2 + 1×3= 9
- Avg. CPI = 9/6 = 1.5


Aspects of CPU Performance

CPU time = Seconds	= Instructions	x Cycles	x Seconds
Program	Program	Instructi	on Cycle
	Inst Count	СРІ	Clock Rate
Algorithm	X	X	
Programming Language	X	X	
Compiler	X	X	
ISA (instruction set archited	X cture)	X	X


When comparing 2 machines, these "3 components" must be considered!

Now, you can answer this question..


Q2: CPU frequency Performance




Power Trends




In CMOS IC technology



The CMOS Inverter



Energy vs. Power



Reducing Power


Suppose a new CPU has

- 85% of capacitive load of old CPU
- □ 15% voltage and 15% frequency reduction


$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \cdot \ 0.85 \cdot \ (V_{\text{old}} \cdot \ 0.85)^2 \cdot \ F_{\text{old}} \cdot \ 0.85}{C_{\text{old}} \cdot \ V_{\text{old}}^2 \cdot \ F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
 - We can't reduce voltage further
 - We can't remove more heat
- How else can we improve performance?

Uniprocessor Performance




Why is Multi-Core Good for Energy-Efficiency?



Multiprocessors


- Multicore microprocessors
 - More than one processor per chip
- Requires explicitly parallel programming
 - Compare with instruction level parallelism
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
 - Hard to do
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization

Manufacturing ICs



Yield: proportion of working dies per wafer

AMD Opteron X2 Wafer



- X2: 300mm wafer, 117 chips, 90nm technology
- X4: 45nm technology

Integrated Circuit Cost

```
Cost per die = \frac{\text{Cost per wafer}}{\text{Dies per wafer} \cdot \text{Yield}}

Dies per wafer Wafer area/Die area

Yield = \frac{1}{(1+(\text{Defects per area} \cdot \text{Die area/2}))^2}
```

- Yield proportion of working dies per wafer
- IC cost is nonlinear relation to area and defect rate
 - Wafer cost and area are fixed
 - Defect rate determined by manufacturing process
 - Die area determined by architecture and circuit design

Chapter 1 — Computer
Abstractions and Technology —

SPEC CPU Benchmark

- Programs used to measure performance
 - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
 - Develops benchmarks for CPU, I/O, Web, ...
- Elapsed time to execute a selection of programs
 - Negligible I/O, so focuses on CPU performance
- Contain both integer and floating point applications
 - CINT (integer) and CFP (floating-point)

SPEC2006 benchmark description	SPEC2006	Benchmark r SPEC2000	name by SPE SPEC95	C generation SPEC92	SPEC89
GNU C compiler					— gcc
Interpreted string processing			- perl		espresso
Combinatorial optimization		— mcf			li
Block-sorting compression		— bzip2		compress	eqntott
Go game (AI)	go	vortex	go	sc	
Video compression	h264avc	gzip	ijpeg		
Games/path finding	astar	eon	m88ksim		
Search gene sequence	hmmer	twolf			
Quantum computer simulation	libquantum	vortex			
Discrete event simulation library	omnetpp	vpr			
Chess game (AI)	sjeng	crafty			
XML parsing	xalancbmk	parser			
CFD/blast waves	bwaves				fpppp
Numerical relativity	cactusADM				tomcatv
Finite element code	calculix				doduc
Differential equation solver framework	dealll				nasa7
Quantum chemistry	gamess				spice
EM solver (freq/time domain)	GemsFDTD			swim	matrix300
Scalable molecular dynamics (~NAMD)	gromacs		apsi	hydro2d	
_attice Boltzman method (fluid/air flow)	Ibm		mgrid	su2cor	
arge eddie simulation/turbulent CFD	LESlie3d	wupwise	applu	wave5	
_attice quantum chromodynamics	milc	apply	turb3d		'
Molecular dynamics	namd	galgel		'	
mage ray tracing	povray	mesa			
Spare linear algebra	soplex	art			
Speech recognition	sphinx3	equake			
Quantum chemistry/object oriented	tonto	facerec			
Weather research and forecasting	wrf	ammp			
Magneto hydrodynamics (astrophysics)	zeusmp	lucas			
		fma3d			
		sixtrack			

How to Summarize Suite Performance

- Arithmetic average of execution time of all pgms?
 - □ But they vary by 4X in speed, so some would be more important than others in arithmetic average
- SPECRatio: Normalize execution times to reference computer, yielding a ratio proportional to performance =

time on reference computer

time on computer being rated

SPECRatio

If program SPECRatio on Computer A is 1.25 times bigger than Computer B, then

$$1.25 = \frac{SPECRatio_{A}}{SPECRatio_{B}} = \frac{ExecutionTime_{reference}}{ExecutionTime_{reference}}$$

$$= \frac{ExecutionTime_{B}}{ExecutionTime_{B}} = \frac{Performance_{A}}{Performance_{B}}$$

 Note that when comparing 2 computers as a ratio, execution times on the reference computer drop out, so choice of reference computer is irrelevant

CINT2006 for Intel Core i7 920

Description	Name	Instruction Count x 10 ⁹	CPI	Clock cycle time (seconds x 10 ⁻⁹)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	_	-	-	-	-	-	25.7

n

 $SPECRatio_{i}$

i=1

SPEC Power Benchmark

- Specpower: Power consumption of server at different workload levels
 - Run SPECJBB2005 (Java Business Application)
 - Report power consumption of servers at different workload levels, divided into 10% increments
 - Performance: ssj_ops/sec
 - Power: Watts (Joules/sec)

Overall ssj_ops per Watt =
$$\int_{i=0}^{10} ssj_ops_i / \int_{i=0}^{10} power_i$$

SPECpower_ssj2008 for X4

Target Load %	Performance (ssj_ops/sec)	Average Power (Watts)		
100%	231,867	295		
90%	211,282	286		
80%	185,803	275		
70%	163,427	265		
60%	140,160	256		
50%	118,324	246		
40%	920,35	233		
30%	70,500	222		
20%	47,126	206		
10%	23,066	180		
0%	0	141		
Overall sum	1,283,590	2,605		
∑ssj_ops/ ∑power		493		

Pitfall: Amdahl's Law

Improving an aspect of a computer and expecting a proportional improvement in overall performance



$$T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$$

- Example: multiply accounts for 80s/100s
 - How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast

Fallacy: Low Power at Idle

- Look back at X4 power benchmark
 - At 100% load: 295W
 - At 50% load: 246W (83%)
 - At 10% load: 180W (61%)
- Google data center
 - Mostly operates at 10% 50% load
 - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
 - Doesn't account for
 - Differences in ISAs between computers
 - Differences in complexity between instructions
 - CPI varies between programs on a given CPU (Can't have single MIPS index for a processor)

$$\begin{aligned} \text{MIPS} &= \frac{\text{Instruction count}}{\text{Execution time} \cdot 10^6} \\ &= \frac{\text{Instruction count}}{\frac{\text{Instruction count} \cdot \text{CPI}}{\text{Clock rate}}} \cdot 10^6 \\ \end{aligned}$$

CPU's performance can't be represented by a single

Chapter 1—Min S value
Abstractions and Technology

Different CPUs can't be compared with MIPS

Eight Design Principle for Computer Architecture/System

- Design for *Moore's Law*
- Use *abstraction* to simplify design
- Make the *common case fast*
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- *Hierarchy* of memories
- **Dependability** via redundancy

Chapter 1 — Computer Abstractions and Technology — 52





















Homework #1

– Due next week before classes