FCCM 2001

Fast Regular Expression Matching using FPGAs

Reetinder Sidhu and Viktor K. Prasanna EE, USC



Outline



Introduction

NFA Construction using FPGA


NFA Construction using SRGA

Performance Evaluation

Conclusion

Introduction


- Regular Expression Matching (REM)
 - Unix text search program —— grep



Introduction


- REM Algorithm Complexity
 - o *n*-length RE, *m*-length text


Approach	Memory	Constructing Time	Processing Time
DFA	O(2 ⁿ)	O(2 ⁿ)	O(<i>m</i>)
NFA	O(<i>n</i>)	O(<i>n</i>)	O(nm)
Proposed	$O(n^2)$	O(<i>n</i>)	O(<i>m</i>)




Sidhu's approach

Yang's approach












Yang's approach

NFA(ab)









Sidhu's approach


Yang's approach




Sidhu's approach

Yang's approach







Sidhu's approach



Yang's approach





```
for(i=0; i<regexp_len; ++i)
  switch(regexp[i])
    case char: place_char(regexp[i], &p);
               push(p);
            |: place_|(&p);
    case
               pop(&p1);
               route1(p, p1);
               pop(&p2);
               route2(p, p2);
               push(p);
            .: place_.(&p);
    case
               pop(&p1);
               route1(p, p1);
               pop(&p2);
               route2(p, p2);
               push(p);
            *: place_*(&p);
    case
               pop(&p1);
               route1(p, p1);
               push(p);
pop(&p);
route_input_high(p);
route_output_ff(p);
```

- Yang's approach vs. Sidhu's approach
 - allow latency
 - state register occurs after, rather than before, the character matching
 - easy to construct
 - uniform cell structure for combination with only routing, rather than routing and adding logic
 - not minimize circuit logic at HDL level
 - same transition signal can be produced by different OR gates

Self-Reconfiguration Gate Array


WHAT

- device can generate configuration bits at runtime and use them to modify its own configuration
 - single cycle context switching
 - single cycle random access to configuration memory

O WHY


- reduce NFA mapping time
 - of NFA construction
 - of configuration bits generation for NFA logic
 - of device configuration with generated bits

- Self-Reconfiguration Gate Array
 - HOW
 - "A Self-Reconfigurable Gate Array Architecture" (R. Sidhu, FPLA 2000)




postorder traversal

■ ab|*cd.




```
1 row=1; col=0; i=0;
 2 while(i<regexp_len)
 3 {
     switch(regexp[i])
       case char: place_char(regexp[i], col); [46]
                   push(0, col);
                                                  [1]
                   ++col:
                                                  [0]
 9
10
                |: pop(&row1, &col1);
                                                  [1]
11
                   pop(&row2, &co12);
                                                  [1]
12
                                                 [22]
                   place_|(row, col2);
13
                   route_row(col2, col1);
                                                 [10]
                   route_col(row, row2);
                                                 [10]
15
                   push(row, col2);
                                                  [1]
16
                   ++row;
                                                  [0]
17
19
       case
                .: pop(&row1, &col1);
                                                  [1]
                   pop(&row2, &co12);
                                                  [1]
21
                   place_.(row, col2);
                                                 [14]
22
                                                 [10]
                   route_row(col2, col1);
                   route_col(row, row2);
                                                 [10]
24
                   push(row, col2);
                                                  [1]
25
                   ++row:
                                                  [0]
26
                *: pop(&row2, &col2);
       case
                                                  [1]
28
                   place_*(row, col2);
                                                 [26]
29
                   push(row, col2):
                                                  [1]
                   ++row:
     ++i;
34 }
35 pop(&row, &col);
                                                  [1]
36 route_input_high(row, col);
                                                  [3]
37 route_output_ff(row, col);
                                                  [3]
```

■ ab|*cd…




```
1 row=1; col=0; i=0:
 2 while(i<regexp_len)
 3 {
     switch(regexp[i])
       case char: place_char(regexp[i], col); [46]
                   push(0, col);
                                                  [1]
                   ++col:
                                                  [0]
                |: pop(&row1, &col1);
                                                  [1]
                   pop(&row2, &co12);
                                                  [1]
                                                 [22]
                   place_|(row, col2);
13
                                                 [10]
                   route_row(col2, col1);
                   route_col(row, row2);
                                                 [10]
                   push(row, col2);
                                                 [1]
16
                   ++row;
                                                  [0]
17
19
       case
                .: pop(&row1, &col1);
                                                  [1]
                   pop(&row2, &co12);
                                                  [1]
                                                 [14]
21
                   place_.(row, col2);
22
                                                 [10]
                   route_row(col2, col1);
                                                 [10]
                   route_col(row, row2);
24
                   push(row, col2);
                                                  [1]
25
                                                  [0]
                   ++row:
26
                *: pop(&row2, &col2);
       case
                                                 [1]
28
                   place_*(row, col2);
                                                 [26]
29
                   push(row, col2):
                                                  [1]
30
                   ++row:
     ++i;
34 }
35 pop(&row, &col);
                                                  [1]
36 route_input_high(row, col);
                                                  [3]
37 route_output_ff(row, col);
                                                  [3]
```



```
1 row=1; col=0; i=0;
                                                  [1]
 2 while(i<regexp_len)
     switch(regexp[i])
 5
 6
       case char: place_char(regexp[i], col); [46]
                   push(0, col);
 8
                   ++col;
                                                 [0]
10
                |: pop(&row1, &col1);
                                                 [1]
11
                   pop(&row2, &co12);
                                                 [1]
12
                   place_|(row, col2);
                                                 [22]
13
                   route_row(col2, col1);
                                                 [10]
                   route_col(row, row2);
                                                 [10]
15
                   push(row, col2);
                                                 [1]
16
                   ++row;
                                                 [0]
17
19
                .: pop(&row1, &col1);
                                                 [1]
                   pop(&row2, &co12);
                                                 [1]
21
                                                 Γ147
                   place_.(row, col2);
22
                   route_row(col2, col1);
                                                [10]
23
                   route_col(row, row2);
                                                 [10]
24
                   push(row, col2);
                                                 [1]
25
                                                 [0]
                   ++row:
26
27
                *: pop(&row2, &co12);
                                                 [1]
       case
28
                   place_*(row, col2);
                                                 [26]
29
                   push(row, col2);
                                                 [1]
30
                   ++row;
                                                  [0]
31
32
33
     ++i;
34 }
35 pop(&row, &col);
                                                 [1]
36 route_input_high(row, col);
                                                 [3]
37 route_output_ff(row, col);
                                                 [3]
```

- Datapath and Control Logic
- $O(n^2)$ area



```
1 row=1; col=0; i=0;
 2 while(i<regexp_len)
 3 {
     switch(regexp[i])
 5
       case char: place_char(regexp[i], col); [46]
                   push(0, col);
                                                  [1]
 8
                   ++col:
                                                  [0]
10
                |: pop(&row1, &col1);
                                                  [1]
11
                   pop(&row2, &co12);
                                                  [1]
12
                   place_|(row, col2);
                                                 [22]
13
                   route_row(col2, col1);
                                                 [10]
                   route_col(row, row2);
                                                 [10]
                   push(row, col2);
                                                  [1]
16
                   ++row;
                                                  [0]
17
19
                .: pop(&row1, &col1);
                                                  [1]
       case
                   pop(&row2, &co12);
                                                  [1]
                   place_.(row, col2);
                                                 [14]
22
                   route_row(col2, col1);
                                                 [10]
23
                   route_col(row, row2);
                                                 [10]
24
                   push(row, col2);
                                                  [1]
25
                                                  [0]
                   ++row:
26
                *: pop(&row2, &col2);
       case
                                                  [1]
                   place_*(row, col2);
                                                 [26]
29
                   push(row, col2):
                                                  [1]
30
                   ++row:
     ++i;
34 }
35 pop(&row, &col);
                                                  [1]
36 route_input_high(row, col);
                                                  [3]
37 route_output_ff(row, col);
                                                  [3]
```

ΙÖ

- Test RE
 - \circ (a|b)*a(a|b){k}
 - \circ k varies from 8 to 19
- Test platform
 - o PC
 - 800MHz Pentium III Xeon processor, 2GB RAM
 - GNU grep v2.4, Red Hat 6.2
 - FPGA
 - Virtex XCV100 (450MHz Pentium III, 20 x 30 CLBs)
 - proposed approach

Text search and DFA construction

worst case and best case

k	Text file	CPU	Maximum
	size (bytes)	time	memory
8	2560	$0.01 \ { m s}$	1 MB
9	5632	$0.05 \ { m s}$	1 MB
10	12288	0.15 s	1.9 MB
11	26624	$0.50 \ { m s}$	$2.2~\mathrm{MB}$
12	57344	2.22 s	3.0 MB
13	122880	16.11 s	$4.4~\mathrm{MB}$
14	262144	82.88 s	7.5 MB
15	557056	345.33 s	13 MB
16	1179648	1383.55 s	26 MB
17	2490368	5499.60 s	54 MB
18	5242880	21900.36 s	111 MB
19	11010048	87309.38 s	229 MB

k	Text file	CPU	Maximum	Time per
	size (bytes)	$_{ m time}$	memory	character
- 8	2560	$0.00 \; { m s}$	$580~\mathrm{KB}$	
9	5632	$0.00 \; { m s}$	580 KB	_
10	12288	$0.00 \; s$	$580~\mathrm{KB}$	_
11	26624	$0.00 \; { m s}$	$580~\mathrm{KB}$	_
12	57344	$0.00 \; { m s}$	$580~\mathrm{KB}$	_
13	122880	$0.005 \ s$	$580~\mathrm{KB}$	_
14	262144	$0.01 \; { m s}$	$580~\mathrm{KB}$	_
15	557056	$0.03 \; { m s}$	$580~\mathrm{KB}$	53.86 ns
16	1179648	$0.04 \; { m s}$	580 KB	33.91 ns
17	2490368	$0.08 \; { m s}$	580 KB	32.12 ns
18	5242880	$0.17 \; s$	580 KB	32.42 ns
19	11010048	$0.34 \; s$	$580~\mathrm{KB}$	30.88

Software performance

k	DFA	Construction
	size	time
- 8	$420~\mathrm{KB}$	$0.01 \ s$
9	$420~\mathrm{KB}$	$0.05 \ s$
10	$1.32~\mathrm{MB}$	0.15 s
11	$1.62~\mathrm{MB}$	$0.50 \ s$
12	$2.42~\mathrm{MB}$	2.22 s
13	$3.82~\mathrm{MB}$	16.11 s
14	$6.42~\mathrm{MB}$	82.87 s
15	$12.42~\mathrm{MB}$	345.30 s
16	$25.42~\mathrm{MB}$	1383.51 s
17	$53.42~\mathrm{MB}$	5499.52 s
18	$110.42~\mathrm{MB}$	21900.19 s
19	$228.42~\mathrm{MB}$	87309.04 s

FPGA performance

k	Configuration	FPGA	NFA	k	N
	bit generation	configuration	construction		ć
8	20 ms	1 ms	$21 \mathrm{\ ms}$	8	$10 \times 7 \text{ C}$
9	38 ms	1 ms	39 ms	9	$11 \times 8 \text{ C}$
10	31 ms	1 ms	32 ms	10	$12 \times 8 \text{ C}$
11	33 ms	1 ms	34 ms	11	$13 \times 9 \text{ Cl}$
12	30 ms	1 ms	$31 \mathrm{\ ms}$	12	$14 \times 9 \text{ C}$
13	28 ms	1 ms	29 ms	13	$15 \times 10 \text{ C}$
14	32 ms	1 ms	$33 \mathrm{\ ms}$	14	$16 \times 10 \text{ C}$
15	33 ms	1 ms	34 ms	15	$17 \times 11 \text{ C}$
16	33 ms	1 ms	34 ms	16	$18 \times 11 \text{ C}$
17	36 ms	1 ms	$37 \mathrm{\ ms}$	17	$19 \times 12 \text{ C}$
18	36 ms	1 ms	37 ms	18	$20 \times 12 \text{ C}$
19	30 ms	$1 \mathrm{\ ms}$	$31 \mathrm{\ ms}$	19	$21 \times 13 \text{ C}$
28	38 ms	$1 \mathrm{\ ms}$	39 ms	28	$30 \times 16 \text{ C}$

k	NFA	Construction	Time per text
	area	$_{ m time}$	character
8	$10 \times 7 \text{ CLBs}$	$21 \mathrm{\ ms}$	10.70 ns
9	$11 \times 8 \text{ CLBs}$	39 ms	11.68 ns
10	$12 \times 8 \text{ CLBs}$	32 ms	11.99 ns
11	$13 \times 9 \text{ CLBs}$	$34 \mathrm{\ ms}$	12.17 ns
12	$14 \times 9 \text{ CLBs}$	$31 \mathrm{\ ms}$	12.69 ns
13	$15 \times 10 \text{ CLBs}$	29 ms	12.32 ns
14	$16 \times 10 \text{ CLBs}$	$33~\mathrm{ms}$	12.70 ns
15	$17 \times 11 \text{ CLBs}$	$34 \mathrm{\ ms}$	11.89 ns
16	$18 \times 11 \text{ CLBs}$	34 ms	12.55 ns
17	$19 \times 12 \text{ CLBs}$	$37 \mathrm{\ ms}$	13.06 ns
18	$20 \times 12 \text{ CLBs}$	37 ms	13.24 ns
19	$21 \times 13 \text{ CLBs}$	$31 \mathrm{\ ms}$	14.98 ns
28	$30 \times 16 \text{ CLBs}$	$39 \mathrm{\ ms}$	17.42 ns
	•	•	•

- SRGA implementation
 - conservatively estimation
 - constructing time
 - \sim 259+176k clock cycles.
 - 100ns clock period.

19=2+1+2*8

k	NFA	NFA construction
	size	time
8	19×22	$166.7 \ \mu s$
9	21×24	$184.3 \ \mu s$
10	23×26	$201.9 \ \mu s$
11	25×28	$219.5 \ \mu s$
12	27×30	$237.1 \ \mu s$
13	29×32	$254.7 \ \mu s$
14	31×34	$272.3 \ \mu s$
15	33×36	$289.9 \ \mu s$
16	35×38	$307.5 \ \mu s$
17	37×40	$325.1 \; \mu { m s}$
18	39×42	$342.7 \ \mu s$
19	41×44	$360.3 \ \mu s$
	9 13 11 12 13 14 15 16 17	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Conclusion

- Show how to efficiently perform REM using FPGAs
 - propose the approach
 - both efficient in time and space
- Show how NFA construction can be performed very quickly using self-reconfiguration
 - propose the approach
 - dramatically reduce the NFA constructing time
- Overcome exponential blowup of DFA in time and space

Thanks for your attention!

