


# SDRdrum

## Arty Shield


File Name	Page	Description
<b>Title.SchDoc</b>	1	Fancy title sheet
<b>Inputs.SchDoc</b>	2	Input amplification and filtering
<b>Outputs.SchDoc</b>	3	Output amplification and filtering
<b>ADCs.SchDoc</b>	4	ADCs
<b>DACs.SchDoc</b>	5	DACs and current-to-voltage converters
<b>Power.SchDoc</b>	6	Power supplies
<b>Connectors and Mechanical.SchDoc</b>	7	Arty FPGA board connector and mechanical components

Revision	Date	Remarks
A	2017-01-08	Initial revision
B	2018-03-20	Fix input gain adjustment, add output reconstruction filter, switch to BNCs

Title Page	
SDRdrum Arty Shield	Revision: B
Date: 2019-Jan-27	Sheet: 1/ 7



Inputs	
SDRdrum Arty Shield	Revision: B
Date: 2019-Jan-27	Sheet: 2 / 7







0-2.5 V

+/- 2.5 V

+/- 10 V

Outputs	
SDRdrum Arty Shield	Revision: B
Date: 2019-Jan-27	Sheet: 3 / 7



## ADCs


SDRdrum Arty Shield

Revision: B



Date: 2019-Jan-27

Sheet: 4/ 7





DESIGN NOTE:  
PDM1-S5-D5-S requires a minimum load of 10 mA per channel. R? provides this minimum load on the unused 5 V output.








## Power Supplies

SDRdrum Arty Shield

Revision: B

Date: 2019-Jan-27

Sheet: 6 / 7



## Connectors and Mechanical

SDRdrum Arty Shield

Revision: B

Date: 2019-Jan-27

Sheet: 7 / 7