

SDRdrum Arty Shield - Rev B

File Name	Page	Description
Title.SchDoc	1	Fancy title sheet
Inputs.SchDoc	2	Input amplification and filtering
Outputs.SchDoc	3	Output amplification and filtering
ADCs.SchDoc	4	ADCs
DACs.SchDoc	5	DACs and current-to-voltage converters
Power.SchDoc	6	Power supplies
Connectors and Mechanical.SchDoc	7	Arty FPGA board connector and mechanical components


Revision	Date	Remarks
		Initial revision Fixed input gain adjustment, added DAC reconstruction filter capacitors, fixed PCB bugs

Title Page		
SDRdrum Arty Shield	Revision: B	
Date: 2019-07-18	Sheet: 1/ 7	







Outputs		
SDRdrum Arty Shield	Revision: B	
Date: 2019-07-18	Sheet: 3/7	




ADCs		
S	DRdrum Arty Shield	Revision: B
D	ate: 2019-07-18	Sheet: 4/7




DACs		
SDRdrum Arty Shield	Revision: B	
Date: 2019-07-18	Sheet: 5/7	





DESIGN NOTE:
PDM1-S5-D5-S requires a minimum load of 10 mA per
channel. R? provides this minimum load on the unused
5 V output.





Power Supplies		
SDRdrum Arty Shield	Revision: B	
Date: 2019-07-18	Sheet: 6/7	





Connectors and Mechanical		
SDRdrum Arty Shield	Revision: B	
Date: 2019-07-18	Sheet: 7/7	