## Per entrare nell'ottica delle temporizzazioni delle reti con registri operativi e registro di stato

```
module XXX(clock,reset_);
input clock, reset_;

//Registri Operativi
reg A,B;

//Registro di Stato
reg STAR;
parameter S0=0,S1=1;

always @(reset_==0) begin A<=0; B<=1; STAR<=S0; end
always @(posedge clock)if (reset_==1) #3
  casex(STAR)
  S0: begin A<=A+1; B<=A; STAR<=(A==0)?S0:S1; end
  S1: begin B<=A; A<=B; STAR<=S0; end
  endcase
endmodule</pre>
```

reset_ clock			_		 \	$\overline{}$		$\overline{}$		$\overline{}$	
Α	0	1	$\Box$ X	0	1		0		1	X	0
В	1	0	$\Box$ X	1	0		1		0		1
STAR	0			1	0		1		0		1

## Descrizioni di un Contatore, modulo 4, delle sequenze in ingresso del tipo 11,01,10

## Modello di Mealy Ritardato

```
module Riconoscitore e Contatore Modulo 4(z1 z0,x1 x0,clock,reset);
 input
              clock, reset ;
 input [1:0] x1 x0;
 output [1:0] z1 z0;
        [1:0] COUNT; assign z1 z0=COUNT;
        [3:0] STAR;
 parameter
              S0=0, S1=1, S2=2, S3=3, S4=4, S5=5, S6=6,
               S7=7, S8=8, S9=9, S10=10, S11=11;
 always @(reset ==0) begin COUNT<=0; STAR<=S0;</pre>
 always @(posedge clock) if (reset ==1) #3
  casex (STAR)
   S0 : begin COUNT<=0; STAR<=(x1 x0=='B11)?S1:S0; end
   S1: begin COUNT<=0; STAR<=(x1 x0=='B01)?S2:(x1 x0=='B11)?S1:S0; end
   S2 : begin COUNT<=(x1 x0=='B10)?1:0;
               STAR<= (x1 \ x0=='B11)?S1: (x1 \ x0=='B10)?S3:S0; end
   S3 : begin COUNT<=1; STAR<=(x1 x0=='B11)?S4:S3; end
   S4 : begin COUNT<=1; STAR<=(x1 x0=='B01)?S5:(x1 x0=='B11)?S4:S3; end
   S5 : begin COUNT<=(x1 x0=='B10)?2:1;
               STAR \le (x1 x0 == 'B11) ?S4: (x1 x0 == 'B10) ?S6:S3; end
   S6 : begin COUNT<=2; STAR<=(x1 x0=='B11)?S7:S6; end
   S7: begin COUNT<=2; STAR<=(x1 \times 0=='B01)?S8:(x1 \times 0=='B11)?S7:S6; end
   S8 : begin COUNT<=(x1 \times 0 == 'B10)?3:2;
               STAR<=(x1 x0=='B11)?S7:(x1 x0=='B10)?S9:S6; end
   S9 : begin COUNT<=3; STAR<= (x1 x0=='B11)?S10:S9; end
   S10: begin COUNT<=3; STAR<=(x1 \times 0=='B01)?S11:(x1 \times 0=='B11)?S10:S9; end
   S11: begin COUNT<=(x1 x0=='B10)?0:3;
              STAR <= (x1 \ x0 == 'B11) ?S10: (x1 \ x0 == 'B10) ?S0:S9; end
  endcase
endmodule
```

## Modello con Registri Operativi e Registro di Stato

```
module Riconoscitore e Contatore Modulo 4(z1 z0,x1 x0,clock,reset);
 input
              clock, reset ;
 input [1:0] x1 x0;
 output [1:0] z1 z0;
 //Registro Operativo
      [1:0] COUNT;
                     assign z1 z0=COUNT;
 //Registro di Stato
 reg [1:0] STAR;
                      parameter S0=0, S1=1, S2=2;
 always @(reset ==0) begin COUNT<=0; STAR<=S0;</pre>
 always @(posedge clock) if (reset ==1) #3
 casex (STAR)
   S0: begin COUNT<=COUNT; STAR<=(x1 x0=='B11)?S1:S0; end
   S1: begin COUNT<=COUNT; STAR<= (x1 x0=='B01)?S2: (x1 x0=='B11)?S1:S0; end
   S2: begin COUNT<=(x1 x0=='B10)?(COUNT+1):COUNT;
             STAR \le (x1 x0 == 'B11) ?S1:S0; end
 endcase
endmodule
```