


## Chapter 4 Combinational Logic



**FIGURE 4.1**

Block diagram of combinational circuit

---


# Combinational Logic


aka. Combinational Circuit

---

Combination of logic gates on the present inputs → the outputs *at any time!*

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.





Arithmetic  
&  
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, Binary Multiplier' in bold, and the bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.


**Binary Adder, Binary Subtractor**, Binary Multiplier

Binary Comparator (Magnitude Comparator)

---

# Binary Adder

---




$$S = x \oplus y$$
$$C = xy$$



---

# Half Adder


---




---


# Full Adder I

---





Full Adder = Half Adder + ...




Full Adder = ? 2 Half Adder + ...

---

# Full Adder II

---



Full Adder<sup>C</sup> = 2 Half Adder + OR




---


# n-Bit Adder

---

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 X_4 X_3 X_2 X_1 \\
 + \quad Y_4 Y_3 Y_2 Y_1 \\
 \hline
 C_4 \quad S_4 S_3 S_2 S_1
 \end{array}$$

$C_0 = 0$





---

# Carry Lookahead

---


$C_{1:n} \rightarrow$  Constant Delay  
Book Page 138-141

---

# Binary Subtractor

Signed-2's-Complement

---



$M=0 \rightarrow$  Adder

$M=1 \rightarrow$  Subtractor

---

# Overflow

## Signed-2's-Complement

---



---

Design a logic circuit that  
detects overflow?

Signed-2's-Complement

---

Truth Table

Y4	Y3	Y2	Y1	X4	X3	X2	X1	C0	OVF
4-Bit Adder									?

Y3	Y2	Y1	X3	X2	X1	C0	OVF
3-Bit Adder							?

Y2	Y1	X2	X1	C0	OVF
2-Bit Adder					?

---

Design a logic circuit that  
detects overflow?

Signed-2's-Complement

---

Using Prior Knowledge

---

Design a logic circuit that  
detects overflow?

Signed-2's-Complement

---

(I)

Subtraction  $\rightarrow$  Addition with 2's Comp.

---

Design a logic circuit that  
detects overflow?

Signed-2's-Complement

---

(II)

Sum of Positive Numbers  $\rightarrow$  Negative:  $OVF=1$

Sum of Negative Numbers  $\rightarrow$  Positive:  $OVF=1$

---

Design a logic circuit that  
detects overflow?

Signed-2's-Complement

---

(III)

Binary System → The most significant bit → Sign

## Base-r in Radix Complement

 $r^{n-1}$  $r^{n-2}$  $r^{n-3}$ 

...

 $r^2$  $r^1$  $r^0$  $0 \leq$ 

Positive  
Numbers

 $\leq (r^n - 1) \div 2$ 

Base-2: 0,111,...,111

Base-4: 1,333,...,333

Base-8: 3,777,...,777


Base-10: 4,999,...,999

Base-16: 7,FFF,...,FFF

Nothing to do!

W03

## Base-r in Radix Complement

$r^{n-1}$	$r^{n-2}$	$r^{n-3}$	...	$r^2$	$r^1$	$r^0$
$(r^n - 1) \div 2 + 1 \leq$			Negative Numbers		$\leq (r^n - 1)$	
Base-2: 1,000,...,000 Base-4: 2,000,...,000 Base-8: 4,000,...,000 Base-10: 5,000,...,000 Base-16: 8,000,...,000						

We see positive number, but we interpret negative!

$$= - (r's \text{ comp. } (\#)) = - ((r-1)'s \text{ comp. } (\#) + 1)$$



$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 X_4 X_3 X_2 X_1 \\
 + Y_4 Y_3 Y_2 Y_1 \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$

$$\begin{array}{r}
 \phantom{+} \phantom{C_4} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 \phantom{+} \phantom{C_4} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 \phantom{+} \phantom{C_4} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 + \phantom{C_4} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 \hline
 C_4 \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0}
 \end{array}$$



$$\begin{array}{r}
 \begin{array}{c} C_3=1 \\ X_4=0 \end{array} \begin{array}{c} C_2 \\ X_3 \end{array} \begin{array}{c} C_1 \\ X_2 \end{array} \begin{array}{c} C_0 \\ X_1 \end{array} \\
 + \begin{array}{c} Y_4=0 \\ Y_3 \end{array} \begin{array}{c} Y_2 \\ Y_1 \end{array} \\
 \hline
 \begin{array}{c} C4=0 \\ S_4=1 \end{array} \begin{array}{c} S_3 \\ S_2 \end{array} \begin{array}{c} S_1 \end{array}
 \end{array}$$



$$\begin{array}{r}
 C_3C_2C_1C_0 \\
 X_4 = 1 \quad X_3X_2X_1 \\
 + \quad Y_4 = 0 \quad Y_3Y_2Y_1 \\
 \hline
 C4 \quad S_4 = ? \quad S_3S_2S_1
 \end{array}$$

$S_4$  is guaranteed to be correct in signed-2's-comp.  
Don't believe it, try!

$$\begin{array}{r}
 \phantom{+} \phantom{C_4} \phantom{S_4=} \phantom{?} \phantom{S_3} \phantom{S_2} \phantom{S_1} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 \phantom{+} \phantom{C_4} \phantom{S_4=} \phantom{?} \phantom{S_3} \phantom{S_2} \phantom{S_1} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 \phantom{+} \phantom{C_4} \phantom{S_4=} \phantom{?} \phantom{S_3} \phantom{S_2} \phantom{S_1} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 + \phantom{C_4} \phantom{S_4=} \phantom{?} \phantom{S_3} \phantom{S_2} \phantom{S_1} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0} \\
 \hline
 C_4 \phantom{S_4=} \phantom{?} \phantom{S_3} \phantom{S_2} \phantom{S_1} \phantom{C_3} \phantom{C_2} \phantom{C_1} \phantom{C_0}
 \end{array}$$

$S_4$  is guaranteed to be correct in signed-2's-comp.  
 Don't believe it, try!

$$\begin{array}{r}
 C_3C_2C_1C_0 \\
 X_4 = 1 \quad X_3X_2X_1 \\
 + \quad Y_4 = 1 \quad Y_3Y_2Y_1 \\
 \hline
 C4 \quad S_4 = 0 \quad S_3S_2S_1
 \end{array}$$

# OVF!

$$\begin{array}{r}
 \begin{array}{c} C_3=0 \ C_2C_1C_0 \\ X_4=1 \ X_3X_2X_1 \end{array} \\
 + \quad \begin{array}{c} Y_4=1 \ Y_3Y_2Y_1 \\ \hline \begin{array}{c} C4=1 \ S_4=0 \ S_3S_2S_1 \end{array} \end{array}
 \end{array}$$



---


Design a logic circuit that  
detects overflow?

Signed-2's-Complement

---


$$\text{OVF} = C'_4C_3 + C_4C'_3 = C_4 \oplus C_3$$





$M=0 \rightarrow$  Adder

$M=1 \rightarrow$  Subtractor



$M=0 \rightarrow$  Adder  
 $M=1 \rightarrow$  Subtractor

---

# Binary Adder | Subtractor | Overflow Unsigned?

---

---

Hossein's way!

Unsigned: Signed Positive

---

---

# Binary Adder

## Unsigned: Signed Positive

---

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 + 0 Y_3 Y_2 Y_1 \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$

---

# Binary Subtractor

## Unsigned: Signed Positive

---

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 - 0 Y_3 Y_2 Y_1 \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$



$$\begin{array}{r}
 \phantom{+} \phantom{2's-comp(0} \phantom{Y_3Y_2Y_1)} \phantom{S_4S_3S_2S_1} C_3C_2C_1C_0 \\
 \phantom{+} \phantom{2's-comp(0} \phantom{Y_3Y_2Y_1)} \phantom{S_4S_3S_2S_1} 0 X_3X_2X_1 \\
 + \phantom{2's-comp(0} \phantom{Y_3Y_2Y_1)} \phantom{S_4S_3S_2S_1} 2's-comp(0 Y_3Y_2Y_1) \\
 \hline
 \phantom{+} \phantom{2's-comp(0} \phantom{Y_3Y_2Y_1)} \phantom{S_4S_3S_2S_1} C_4 \phantom{S_4S_3S_2S_1} S_4S_3S_2S_1
 \end{array}$$

---

# Binary Overflow

## Unsigned: Signed Positive

---

$$\begin{array}{r}
 \begin{array}{c} C_3 C_2 C_1 C_0 \\ 0 X_3 X_2 X_1 \end{array} \\
 + \begin{array}{c} 0 Y_3 Y_2 Y_1 \end{array} \\
 \hline
 \begin{array}{c} C_4 \\ 1 S_3 S_2 S_1 \end{array}
 \end{array}$$



$$\begin{array}{r}
 C_3 = 1 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 + \quad 0 Y_3 Y_2 Y_1 \\
 \hline
 C4 \quad 1 S_3 S_2 S_1
 \end{array}$$

OVF!

---

# Binary Overflow

## Unsigned: Signed Positive


---

$OVF = C_3$  for 3-bit unsigned adder!

---

Book's way!  
Unsigned

---



$M=0 \rightarrow$  Adder

$M=1 \rightarrow$  Subtractor

Arithmetic  
&  
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, **Binary Multiplier**'. The bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.

Binary Adder, Binary Subtractor, **Binary Multiplier**

Binary Comparator (Magnitude Comparator)



---

# Binary Multiplier

## Unsigned

---

---

# Binary Multiplier

## Unsigned

---


$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_1 \end{array} \\
 \hline
 M_4 M_3 M_2 M_1
 \end{array}$$

$$\begin{array}{r}
 X_4 X_3 X_2 \color{red}{X_1} \\
 \times \qquad \qquad \qquad \color{red}{Y_1} \\
 \hline
 M_1 = Y_1 X_1
 \end{array}$$

$$\begin{array}{r}
 \times \quad X_4 X_3 \color{red}{X_2} X_1 \\
 \hline
 \qquad \qquad \qquad \color{red}{Y_1} \\
 M_2 = Y_1 X_2
 \end{array}$$

$$\begin{array}{r}
 X_4 X_3 X_2 X_1 \\
 \times \qquad Y_1 \\
 \hline
 M_3 = Y_1 X_3
 \end{array}$$

$$\begin{array}{r}
 \times \quad X_4 X_3 X_2 X_1 \\
 \hline
 Y_1 \\
 M_4 = Y_1 X_4
 \end{array}$$






$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 M_4 M_3 M_2 M_1
 \end{array}$$


$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 N_4 N_3 N_2 N_1 \quad 0
 \end{array}$$

$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad \qquad \qquad Y_2 Y_1 \\
 \hline
 \qquad \qquad M_4 M_3 M_2 M_1 \\
 + \qquad N_4 N_3 N_2 N_1 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_2 Y_1 \end{array} \\
 \hline
 + \quad \begin{array}{r} M_4 M_3 M_2 M_1 \\ N_4 N_3 N_2 N_1 0 \end{array} \\
 \hline
 \begin{array}{r} S_4 S_3 S_2 S_1 M_1 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{cccc}
 X_4 & X_3 & X_2 & X_1 \\
 & Y_2 & Y_1 & \\
 \hline
 & M_4 & M_3 & M_2 & M_1 \\
 + & N_4 & N_3 & N_2 & N_1 & 0 \\
 \hline
 & S_4 & S_3 & S_2 & S_1 & M_1
 \end{array}
 \end{array}$$





$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_3 Y_2 Y_1 \end{array} \\
 \hline
 \begin{array}{r} M_4 M_3 M_2 M_1 \\ N_4 N_3 N_2 N_1 0 \end{array} \\
 + \quad \begin{array}{r} P_4 P_3 P_2 P_1 0 0 \end{array} \\
 \hline
 \end{array}$$



$$\begin{array}{r}
 \times \qquad \qquad \qquad X_4 X_3 X_2 X_1 \\
 \qquad \qquad \qquad Y_3 Y_2 Y_1 \\
 \hline
 \end{array}$$


$$\begin{array}{r}
 + \qquad \qquad S_4 \ S_3 \ S_2 \ S_1 \ M_1 \\
 \qquad \qquad P_4 \ P_3 \ P_2 \ P_1 \ 0 \ 0 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \times \quad \quad \quad X_4 X_3 X_2 X_1 \\
 \quad \quad \quad Y_3 Y_2 Y_1 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 + \quad \quad S_4 \ S_3 \ S_2 \ S_1 \ M_1 \\
 \quad P_4 \ P_3 \ P_2 \ P_1 \ 0 \ 0 \\
 \hline
 \quad Z_4 \ Z_3 \ Z_2 \ Z_1 \ S_1 \ M_1
 \end{array}$$

$$\begin{array}{r}
 \times \quad \begin{array}{r} X_4 X_3 X_2 X_1 \\ Y_3 Y_2 Y_1 \end{array} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 + \quad \begin{array}{|cccc|cc}
 S_4 & S_3 & S_2 & & S_1 & M_1 \\
 P_4 & P_3 & P_2 & P_1 & 0 & 0 \\
 \hline
 Z_4 & Z_3 & Z_2 & Z_1 & S_1 & M_1
 \end{array} \\
 \end{array}$$



---

# Binary Multiplier

## Unsigned

---

n-bit  $X \times$  m-bit  $Y$   
→ how many output bit?

---

# Binary Multiplier

## Unsigned

---

n-bit  $X \times$  m-bit  $Y$   
→ how many ANDs?

---

# Binary Multiplier

## Unsigned

---

n-bit  $X \times$  m-bit  $Y$

→ how many k-bit adders?

---

# Binary Multiplier

## Unsigned

---

n-bit  $X \times$  m-bit  $Y$

→ what is  $k$  in  $k$ -bit adders?



---


# Binary Multiplier II

## Unsigned


---

$n\text{-bit } X + n\text{-bit } X + \dots + n\text{-bit } X$

$m\text{-bit } Y \text{ times!}$




$$X \times (11)_2 = X + X + X$$



$$X \times (11)_2 = X + X + X$$

If you change Y, you have to change circuit!!



$X \times Y = X + \dots + X \rightarrow$  When to stop?  
Feedback  $\rightarrow$  Sequential Logic

---

# Binary Multiplier

## Signed?

---

n-bit  $X \times$  m-bit  $Y$

Arithmetic  
&  
Logical Op

```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, Binary Subtractor, Binary Multiplier'. The bottom section contains the text 'Binary Comparator (Magnitude Comparator)' in bold.

Binary Adder, Binary Subtractor, Binary Multiplier

**Binary Comparator (Magnitude Comparator)**

---

# Binary Comparator

## Unsigned

---

$X > Y$

$X == Y$

$X < Y$

---


Given two unsigned numbers  $x$  and  $y$ , design a logic circuit to see

$$x \geq? y$$

---



Y2	Y1	X2	X1	F(Y2,Y1,X2,X1)=Σ m(0,1,2,3,5,6,7,10,11,15)	F(Y2,Y1,X2,X1)=Π M(4,8,9,12,13,14)
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0



$$\begin{aligned}
 F &= \prod M(4, 8, 9, 12, 13, 14) \\
 &= M_4 M_8 M_9 M_{12} M_{13} M_{14} \\
 &= m'_4 m'_8 m'_9 m'_{12} m'_{13} m'_{14} \\
 &= (y'_2 y'_1 x'_2 x'_1) m'_4 \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_8 \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_9 \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_{12} \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_{13} \rightarrow y'_2 + y'_1 + x'_2 + x'_1 \\
 &\quad (y'_2 y'_1 x'_2 x'_1) m'_{14} \rightarrow y'_2 + y'_1 + x'_2 + x'_1
 \end{aligned}$$

---

Given two unsigned numbers  $x$  and  $y$ , design a logic circuit to see

$$x > y ; x == y ; x < y$$

---

Y2	Y1	X2	X1	F <sub>1</sub> = (X > Y)	F <sub>2</sub> = (X==Y)	F <sub>3</sub> = (X < Y)
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Y2	Y1	X2	X1	F <sub>1</sub> = (X > Y)	F <sub>2</sub> = (X == Y)	F <sub>3</sub> = (X < Y)
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1		0
0	0	1	1	1		0
0	1	0	0	0		1
0	1	0	1	0		0
0	1	1	0	1		0
0	1	1	1	1		0
1	0	0	0	0		1
1	0	0	1	0		1
1	0	1	0	0		0
1	0	1	1	1		0
1	1	0	0	0		1
1	1	0	1	0		1
1	1	1	0	0		1
1	1	1	1	0		0

If X and Y  
3, 4, 5, ...  
bits?!

---

# Binary Subtractor

## Unsigned by Hossein's Way!

---

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 - 0 Y_3 Y_2 Y_1 \\
 \hline
 C_4 S_4 S_3 S_2 S_1
 \end{array}$$

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 0 X_3 X_2 X_1 \\
 + \quad 2's\text{-comp}(0 Y_3 Y_2 Y_1) \\
 \hline
 C_4 \quad S_4 S_3 S_2 S_1
 \end{array}$$



$$\begin{array}{r}
 \phantom{+} \phantom{0000} C_3 C_2 C_1 C_0 \\
 \phantom{+} \phantom{0000} 0 X_3 X_2 X_1 \\
 + \phantom{0000} 2's\text{-comp}(0 Y_3 Y_2 Y_1) \\
 \hline
 \phantom{+} \phantom{0000} C_4 \phantom{0000} S_4 S_3 S_2 S_1
 \end{array}$$

If  $S'_4$  then  $X \geq Y$



If  $S'_4$  AND  $(S_3+S_2+S_1)=1$  then  $X > Y$

$$+ \begin{array}{r} C_3C_2C_1C_0 \\ 0X_3X_2X_1 \\ 2's\text{-comp}(0Y_3Y_2Y_1) \\ \hline C_4S_4S_3S_2S_1 \end{array}$$

If  $S_4$  then  $X < Y$

$$\begin{array}{r}
 \phantom{+} \phantom{0000} C_3 C_2 C_1 C_0 \\
 \phantom{+} \phantom{0000} 0 X_3 X_2 X_1 \\
 + \phantom{0000} 2's\text{-comp}(0 Y_3 Y_2 Y_1) \\
 \hline
 \phantom{+} \phantom{0000} C_4 \phantom{0000} S_4 S_3 S_2 S_1
 \end{array}$$

If  $S'_4$  AND  $(S_3+S_2+S_1)'=1$  then  $X == Y$



---


# XNOR

## Equality Gate

---

# NOT Exclusive-OR (XNOR)

W04




Y	X	$F = F(Y,X) = Y'X' + YX = m_0 + m_3$
0	0	1
0	1	0
1	0	0
1	1	1



$X_4 X_3 X_2 X_1$

$Y_4 Y_3 Y_2 Y_1$

1 1 1 1



$F_2 = (X == Y)$

$$X_4 = \textcolor{red}{1} \quad X_3 X_2 X_1$$

$$Y_4 = \textcolor{red}{0} \quad Y_3 Y_2 Y_1$$

---

$$X_4 Y'_4 \rightarrow X > Y$$



$$X_4 = 0 \quad X_3 X_2 X_1$$

$$Y_4 = 1 \quad Y_3 Y_2 Y_1$$

---

$$X'_4 Y_4 \rightarrow X < Y$$

$X_4$   $X_3$   $X_2$   $X_1$

$Y_4$   $Y_3$   $Y_2$   $Y_1$

---

$$X_4 \odot Y_4 = 1$$

$$X_4 \text{ } \color{red}{X_3=1} \text{ } X_2 X_1$$

$$Y_4 \text{ } \color{red}{Y_3=0} \text{ } Y_2 Y_1$$


---

$$X_4 \odot Y_4 = 1$$

$$X'_3 Y_3 \rightarrow X > Y$$

$$X_4 \text{ } X_3=0 \text{ } X_2X_1$$

$$Y_4 \text{ } Y_3=1 \text{ } Y_2Y_1$$


---


$$X_4 \odot Y_4 = 1$$

$$X_3 Y'_3 \rightarrow X < Y$$

$$\begin{aligned}
 F1 = (X > Y) = & X_4 Y'_4 + \\
 & (X_4 \odot Y_4) X_3 Y'_3 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) X_2 Y'_2 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) (X_2 \odot Y_2) X_1 Y'_1
 \end{aligned}$$


$$\begin{aligned}
 F1 = (X < Y) = & X'_4 Y_4 + \\
 & (X_4 \odot Y_4) X'_3 Y_3 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) X'_2 Y_2 + \\
 & (X_4 \odot Y_4) (X_3 \odot Y_3) (X_2 \odot Y_2) X'_1 Y_1
 \end{aligned}$$

Chapter 4   Combinational Logic



**FIGURE 4.17**  
Four-bit magnitude comparator

## Chapter 4 Combinational Logic



**FIGURE 4.17**  
Four-bit magnitude comparator



Arithmetic  
&  
Logical Op

Binary Adder, Binary Subtractor, Binary Multiplier

Binary Comparator (Magnitude Comparator)

Data  
Transmission

Decoder, Encoder

Multiplexer (MUX, MPX), De-Multiplexer (Demux)

Coders

Binary Codes (BCD, Excess-3, Gray)

