


### **Chapter 4 Combinational Logic**




**FIGURE 4.1**Block diagram of combinational circuit

## Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs  $\rightarrow$  the outputs *at any time*!

A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.



Binary Adder, Binary Subtractor, Binary Multiplier

Binary Comparator (Magnitude Comparator)

Data Transmission Decoder, Encoder

Multiplexer (MUX, MPX), De-Multiplexer (Demux)

Coders

Binary Codes (BCD, Excess-3, Gray)



#### Decoder, Encoder

Multiplexer (MUX, MPX), De-Multiplexer (Demux)


### Binary Decoder


BCD Decoder Display Decoder


# Decoder Decode Binary to 1-hot


1-hot: a vector of bits with a single 1 and all the others 0 [0010000000] [0000000000]

<del>[0010010000]</del>













































 $\begin{array}{c} D_0 = 0 \\ D_1 = 1 \end{array}$ 





X	$D_0$	$D_1$
0	1	0
1	0	1


X	$D_0 = m_0$	$D_1=m_1$
0	1	0
1	0	1















Y	X	$D_0 = m_0$	$D_1=m_1$	$D_2=m_2$	$D_3 = m_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



### Chapter 4 Combinational Logic

**Table 4.6** *Truth Table of a Three-to-Eight-Line Decoder* 

Inputs		Outputs								
X	y	Z	D <sub>0</sub>	<i>D</i> <sub>1</sub>	D <sub>2</sub>	$D_3$	$D_4$	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1





FIGURE 4.18 Three-to-eight-line decoder


# Decoder Decode 4-Bit Binary to 2<sup>4</sup> One-hot


# Decoder Decode n-Bit Binary to 2<sup>n</sup> One-hot


# Decoder Decode 2-Bit Binary to 2<sup>2</sup> One-hot

Re-Use 1×2<sup>1</sup> Decoder












## Decoder Enable input











Ε	X	$D_0 = m_2$	$D_1=m_3$
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1


E	X	$D_0 = m_0$	$D_1=m_1$
1	0	1	0
1	1	0	1



































# Decoder Decode 3-Bit Binary to 2<sup>3</sup> One-hot

Re-Use 2×2<sup>2</sup> Decoder







# Decoder Decode 4-Bit Binary to 2<sup>4</sup> One-hot

Re-Use 1×2<sup>1</sup> Decoder Re-Use 2×2<sup>2</sup> Decoder Re-Use 3×2<sup>3</sup> Decoder

Media & Downloads

RESOURCE TYPE

**Featured Product** 

PCN Design/Specification


EDA / CAD Models ②

Datasheets

Products Manufacturers Resources Tools

Product Index > Integrated Circuits (ICs) > Logic - Signal Switches, Multiplexers, Decoders > Texas Instruments SN74LS138N

Share **<** 



LINK

**Logic Solutions** 

**Analog Solutions** 

Material Set 30/Mar/2017

SN74LS138N by SnapEDA

SN74LS138N by Ultra Librarian

SN54LS138, SN54S138, SN74LS138, SN74S138A

### **SN74LS138N**

Datasheet 2

Digi-Key Part Number 296-1639-5-ND

Manufacturer Texas Instruments

Manufacturer Product Number SN74LS138N

Supplier Texas Instruments

Description IC 3-8 LINE

DECODER/DEMUX 16-DIP

Manufacturer Standard Lead Time 6 Weeks

Decoder/Demultiplexer 1 x 3:8

Customer Reference

16-PDIP

### **Price and Procurement**

4,043 In Stock

Can ship immediately

QUANTITY

Quantity

### Add to Cart

Add to BOM


Add to Favorites


### Tube

QTY	UNIT PRICE	EXT PRICE
1	\$1.27000	\$1.27
10	\$1.12000	\$11.20
25	\$1.05280	\$26.32
100	\$0.85920	\$85.92


## Decoder Boolean Function

$$F_{SoP} = \sum m(...)$$
  
$$F_{PoS} = \prod M(...)$$





$$F_{SoP} = \sum m(2,4,7)$$



$$F_{PoS} = \prod M(0,1,3,5,6)$$

## Decoder Full Adder

$$S = \sum m(1,2,4,7)$$

$$C = \sum m(3,5,6,7)$$

$C_{p}$	Y	X	$C = \sum m(3,5,6,7)$	$S = \sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1






FIGURE 4.21 Implementation of a full adder with a decoder

## Encoder

# Encoder 1-hot to Binary







$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X

X: Don't Care Conditions

$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X




$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X




$$F_1 = D'_0$$

$D_1$	$D_0$	F <sub>1</sub>
0	0	X
0	1	0
1	0	1
1	1	X



$$F_1 = D_1$$


$D_1$	$D_0$	F <sub>1</sub>	V
0	0	X	0
0	1	0	1
1	0	1	1
1	1	X	0




$F_1$	=	$D_1$
_		


		$D_0$			
		0	1		
<b>D</b>	0	$\bigcap_{m_0}$	<b>1</b> m <sub>1</sub>		
D <sub>1</sub>	1	<b>1</b> m <sub>2</sub>	$\mathbf{O}_{m_3}$		

$$V = D_0D'_1 + D'_0D_1$$
$$= D_0 \oplus D_1$$






$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	×	X	0
0	1	0	0	1	0	1
0	1	0	1	×	X	0
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	×	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	×	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0




$$F_1 = X = D_1 + D_3$$



$$F_2 = Y = D_2 + D_3$$

			$D_1$	D <sub>0</sub>	
			01	11	10
	00	$O_{m_0}$	<b>1</b> m <sub>1</sub>	$_{m_{_{3}}}^{O}$	1 m <sub>2</sub>
	01	1 m <sub>4</sub>	$_{m_{_{5}}}^{O}$	O m <sub>7</sub>	0 m <sub>6</sub>
D <sub>3</sub> D <sub>2</sub>	11	0 m <sub>12</sub>	O m <sub>13</sub>	O m <sub>15</sub>	O m <sub>14</sub>
	10	<b>1</b> m <sub>8</sub>	$O_{m_9}$	O m <sub>11</sub>	O m <sub>10</sub>

$$\begin{aligned} F_3 &= V = D_3' D_2' D_1' D_0 + D_3' D_2' D_1' D_0' + D_3' D_2' D_1' D_0' + D_3' D_2' D_1' D_0' \\ &= D_3' D_1' (D_2' D_0 + D_2 D_0') + D_2' D_0' (D_3' D_1 + D_3 D_1') \\ &= D_3' D_1' (D_2 \bigoplus D_0) + D_2' D_0' (D_3 \bigoplus D_1) \end{aligned}$$



# Priority Encoder

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	×	X	0
0	1	0	0	1	0	1
0	1	0	1	×	X	0
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	×	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	×	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	$F_1 = X$	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	X	X	0
0	1	0	0	1	0	1
0	1	0	1	×	X	0
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	×	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	X	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	4	0	1	1
0	1	0	0	1	0	1
0	1	0	1	×	X	0
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	×	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	X	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	4	0	1	1
0	1	0	0	1	0	1
0	1	0	1	×	X	0
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	×	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	X	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	×	X	0
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	×	0
1	0	1	0	X	X	0
1	0	1	1	×	X	0
1	1	0	0	×	X	0
1	1	0	1	×	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	×	X	0
1	0	0	0	1	1	1
1	0	0	1	×	X	0
1	0	1	0	X	X	0
1	0	1	1	×	X	0
1	1	0	0	X	X	0
1	1	0	1	X	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	X	X	0
1	0	1	0	X	X	0
1	0	1	1	X	X	0
1	1	0	0	X	X	0
1	1	0	1	X	X	0
1	1	1	0	X	X	0
1	1	1	1	X	X	0

$D_3$	$D_2$	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	4	0	1	1	1
1	1	1	1	1	1	1

$D_3$	D <sub>2</sub>	D <sub>1</sub>	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
0	1	X	X	1	0	1
0	1	X	X	1	0	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1
1	X	X	X	1	1	1

$D_3$	$D_2$	$D_1$	$D_0$	F <sub>2</sub> =Y	F <sub>1</sub> =X	F <sub>3</sub> =V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

$$x = D_2 + D_3$$
  
 $y = D_3 + D_1 D_2'$   
 $V = D_0 + D_1 + D_2 + D_3$ 





FIGURE 4.23 Four-Input priority encoder

# Priority Encoder Applications

### Positional Encoders

#### **Priority Encoder Navigation**



Compass Direction	Binary Output				
Compass Direction	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>		
North	0	0	0		
North-East	0	0	1		
East	0	1	0		
South-East	0	1	1		
South	1	0	0		
South-West	1	0	1		
West	1	1	0		
North-West	1	1	1		

## **Keyboard Encoders**

