




Computable
Theory of Automata
Theory of Computation
Theory of Computer Science





Algorithm Design Algorithm Analysis Artificial Intelligence (AI) Machine Learning Data Mining




Data Structure (Memory)
File Structure (File Systems)
Database Management Sys.
Data Warehouse
Big Data
Cloud









```
BUILD SUCCESSFUL (total time: 756ms)
Enter two integers:
12
35
12 + 35 = 47
Total time = 0.000000
```


```
BUILD SUCCESSFUL (total time: 756ms)
Enter two integers:

12
-35
12 + -35 = -23
Total time = 0.000000
```

```
BUILD SUCCESSFUL (total time: 775ms)
Enter two integers:
999999
1
999999 + 1 = 1000000
```

BUILD SUCCESSFUL (total time: 775ms)
Enter two integers:

```
BUILD SUCCESSFUL (total time: 775ms)
Enter two integers:
99999999999999999
1
-1530494977 + 1 = -1530494976
Total time = 0.000000
```




```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers between -2147483648 and 2147483647:
12
15
12 + 15 = 27
Total time = 0.000000
```

BUILD SUCCESSFUL (total time: 715ms)
Enter two integers between -2147483648 and 2147483647:
2147483647

```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers between -2147483648 and 2147483647:
2147483647
1
2147483647 + 1 = 2147483648
Total time = 0.000000
```

```
BUILD SUCCESSFUL (total time: 805ms)
Enter two integers between -2147483648 and 2147483647:
2147483647
2
2147483647 + 2 = 2147483647
Total time = 0.000000
```

```
Enter two integers:
2147483647
1
2147483647 + 1 = 2147483648
```



1 - //Chitra Naval, Mithun Kumar, Shivam Kushik, 04-06-2019, Sum of two large numbers 2 //Retrieved from https://www.geeksforgeeks.org/sum-two-large-numbers/


A R III BAR AND AND RE DIS AND THE REAL PROPERTY.

. .


in all the print have been be play too been too provide

Married State, State of State of State of

```
int carry = 0;
for (int i = 0; i < n1; i++) {
    // Do school mathematics, compute sum of current digits and carry
    int sum = ((a[i] - '0') + (b[i] - '0') + carry);
    result.push_back(sum % 10 + '0');
    // Calculate carry for next step
    carry = sum / 10;
}</pre>
```



```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers:
2147483647
1
2147483647 + 1 = 2147483648
Total time = 0.000000
```




```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers:
999...99999 => 50,000 digits
999...99999 => 50,000 digits
999...99999 + 999...99999 = 1999 ... 9998 => 50,001 digits
Total time = 0.000000
```

```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers:
999...99999 => 50,000 digits
999...99999 => 50,000 digits
How many iterations:
?
Total time = ?
```

```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers:
999...99999 => 50,000 digits
999...99999 => 50,000 digits
How many iterations:
1
Total time = 0.000000
```

BUILD SUCCESSFUL (total time: 715ms) Enter two integers: 999...99999 => 50,000 digits 999...99999 => 50,000 digits How many iterations: 100 Total time = ?

```
BUILD SUCCESSFUL (total time: 715ms)
Enter two integers:
                                        Addition Running Time
999...99999 => 50,000 digits
999...99999 => 50,000 digits
How many iterations:
                                      1.6
Total time = ?
                                 0.6
                                 0.4
                                 0.2
                                                     900
800
700
600
                                              300
                                                  400
                                            200
                                                     of Addition
                                           Number
```



Artificial Intelligence (A))

Algorithm Design

Machine Learning

Algorithm

Machine Mining

Algorithm

Algorithm

Algorithm

Algorithm

Algorithm

Algorithm

Machine

Algorithm

Algorithm

Machine

Algorithm

Algorithm

Algorithm

Algorithm

Algorithm

Machine

Algorithm

Algorithm

Machine

Algorithm

Algorithm

Machine

Machine

Algorithm

Machine

Mining

Algorithm

Machine

Machine

Machine

Machine

Machine

Machine

Machine

Machine

Mining

Machine

Machine

Machine

Machine

Machine

Mining

Machine

Machine

Mining

Machine

Machine

Mining

Machine

Machine

Machine

Mining

Machine

Mach Data Warehouse Data Structure File Structure Big Data Data

Digital Design (Logic Circuits)
Computer Architecture
Microprocessor Programming

Data Structure
Data Structure
Data Warehouse
Data Pic Artificial Intelligence (Al)

Machine Learning

Algorithm

Design

Data Mining

Alan

Algorithm

Algorithm

Design

Alan

Alan

Algorithm

Machine Algorithm

Mining

Algorithm

Algorithm

Machine Algorithm

Machine Algorithm

Mining

Algorithm

Algorithm

Algorithm

Machine Algorithm

Machine Algorithm

Mining

Mining

Machine Algorithm

Algorithm

Algorithm

Mining

Machine Algorithm

Mining

Machine Algorithm

Machine Algorithm

Mining

Machine Algorithm

Machine Data Machine

Digital Design (Logic Circuits)

Computer Architecture

Microprocessor Programming

DIGITAL DESIGN

aka. Logic Circuits


DIGITAL DESIGN

aka. Logic Circuits


|---> blackboard.uwindsor.ca

---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design

BLACKBOARD TOUR



Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule




Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule


LEARNING OUTCOME aka. Learning Objectives

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design

|---> Learning Outcome

|---> COMP2650 Computer Architecture | Digital Design Learning Outcome.pdf





🔼 COMP2650_Computer_Architecture_I_Digital_Design_Learning_Outcome.pdf - Adobe Acrobat Reader DC


 \times


Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule


Course Learning Outcomes


(see Appendix A for more on learning outcomes)

At the end of the course, the successful student will know and be able to:










COURSE OUTLINE aka. Course Syllabus

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design

|---> Outline (Syllabus)

|---> COMP2650 Computer Architecture | Digital Design Course Outline.pdf






School of Computer Science Faculty of Science


COMP-2650: Computer Architecture I: Digital Design Fall 2020

Course Outline (Syllabus) v1.0


systems are indispensable and the foremost means of technologies to the present period as the digital age. Digital system at the present period as the digital age. Digital system at the present period as the digital age. Digital system at the present period as the digital age. Digital system at the period as the foremost means of technologies. Digital system at the period as the foremost means of technologies. Digital system at the period as the foremost means of technologies. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period as the digital age. Digital system at the period age.





Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule



Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule










Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule

No. 10. December 1				
	No. Special Property and Street	MI, THE STREET, ST		
Marking Scheme	Lecture (Weekly) Assignments		20%	
	Lab Assignments		20%	
	Midterm Exam		30%	
	Final Exam		30%	
	Discussion Board (Bonus+)		10%	
Remarks	The written reports will be assessed not only on their academic merit but also on the communication skills of the author as exhibited through the reports. To achieve a passing grade in this course, the students must achieve at least 50% of the entire marking scheme. The students earn final course grades as per the Senate policy for Grading and Calculation of Averages.			



Theoretical ³	W01A: Meet and Greet	Sep. 14
	Course Outline. Digital Systems.	
	W01B: Number Systems I	Sep. 16
	Binary, Octal, and Hexa Numbers. Number-base	•
	Conversions.	
	W02: Number Systems II	Sep. 21 & 23 Last Day Academic Add/Drop
	Complements of Numbers. Signed Numbers. Binary Codes.	
	W03: Boolean Algebra and Logic Gates	Sep. 28 & 30
	Axiomatic Definition, Basic Theorems, and Properties of	
	Boolean Algebra. Boolean Functions. Canonical and	
	Standard Forms. Digital Logic Gates.	
	W04: Gate-Level Minimization	Oct. 05 & <mark>07 Financial Drop Date</mark>
	The Map Method. Four-Variable K-Map. Product-of-Sums	
	Simplification.	
	W05: Reading Week	Oct. 10 - 18
	No Class	
	W06A: Midterm Exam	Oct. 19
	W06B: Gate-Level Minimization	Oct. 21
	Don't-Care Conditions. NAND, NOR, XOR, Wired AND,	
	Wired OR.	
	W07: Combinational Logic I	Oct. 26 & 28
	Adders. Subtractors. Multipliers.	V 00000
	W08: Combinational Logic II	Nov. 02 & 04
	Decoders. Encoders. Multiplexers. Demultiplexers.	V 000 44444 T 0 1 D 1
	W09: Synchronous Sequential Logic I	Nov. 09 & 11 Midterm Exam Grade Release
	Sequential Circuits. Latches. Flip-Flops.	V 460 101 15 W 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	W10: Synchronous Sequential Logic II	Nov. 16 & 18 Last Day Voluntarily Withdraw
	Analysis of Clocked Sequential Circuits. State Reduction	
	and Assignment.	N 22 0 25
	W11: Synchronous Sequential Logic III	Nov. 23. & 25
	Registers and Counters. Shift Registers.	N 20 9 D 02
	W12: Synchronous Sequential Logic IV	Nov. 30 & Dec. 02
	Ripple Counters. Synchronous Counters.	B 07 0 00 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	W13: Memory and Programmable Logic	Dec. 07 & 09 Last Day: Fall 2020 Classes
	RAM, Memory Decoding. Error Detection & Correction.	
	ROM.	D 44 22
I I	W14: Final Exam	Dec. 11 – 22







Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule

Notes to Students:


1. Equity, Diversity, and Inclusiveness (EDI): This course, along with all its components such as lab sections are, without question, safe places for students of all races, genders, sexes, ages, sexual orientations, religions, disabilities, and socioeconomic statuses. Disrespectful attitude, sarcastic comments, offensive language, or language that could be translated as offensive and/or marginalize anyone are absolutely unacceptable. Immediate actions will be taken by the instructor to protect the safety and comfort of the students. An ethnically rich and diverse multi-cultural world should be celebrated in the classroom. The instructor, too, must treat every student equally and with the respect and compassion that all students deserve.








- 4. Final Exam: Students who miss a final exam for a verifiable reason and with appropriate documentation will be given a make-up exam prior to the submission of final course grades that carries the same weight and measure the same knowledge.
- Make-up of the Make-up: There will be no make-up of the make-up exam, and the final grade will be assigned based on overall work.
- Required Documentation for Missing Exam: Medical or compassionate documents for the missing of an exam must be submitted within 1 week of the exam. Students are responsible for notifying the instructor that they will be missing an exam as soon as possible.
- 7. Accommodation for Religious or Spiritual Observance: Requests for accommodation of specific religious or spiritual observance must be presented to the instructor no later than 2 weeks prior to the conflict in question (in the case of final examinations within two weeks of the release of the examination schedule). In extenuating circumstances, this deadline may be extended. If the dates are not known well in advance because they are linked to other conditions, requests should be submitted as soon as possible in advance of the required observance. Timely requests will prevent difficulties in arranging constructive accommodations.
- Academic Accommodation: A student who has 3 or more major in-term evaluations scheduled or due within 24 hours
 may apply, no later than the end of the first quarter of classes, to seek an appropriate accommodation such as a due date
 extension, alternative assignment, or rescheduled exam.



Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule





11. Policies, Bylaws, and Procedures: Students are required to adhere to all relevant policies, bylaws, and procedures at the University of Windsor, including, but not limited to, the student code of conduct, academic integrity, student academic and non-academic conduct. Failure to follow the policies, bylaws, and procedures are subject to disciplinary procedures as set out under, but not limited to, the Senate Bylaw 31: Academic Integrity and Procedures for Addressing Student Non-Academic Misconduct. Regarding the plagiarism, the Blackboard's SafeAssign will be used for some or all student assignments or equivalent at the instructor's discretion. Plagiarized submissions or equivalent (e.g., exams), i.e., submissions with the same or minor modifications, receive zero. Should you need to record the lectures, please follow the Senate Policy on Recording Lectures.



- 12. Communication: Students are required to obtain and maintain a University of Windsor e-mail account, [uwindid]@uwindsor.ca, for timely communications with the instructor. The course homepage on the Blackboard, COMP2650-1-R-2020F-a: Comp Architre I: Digital Design, is the main notification center for the course announcements and repository for the course material and resources. Blackboard Collaborate Ultra at COMP2650-1-R-2020F-a: Comp Architre I: Digital Design → Virtual Classroom → Course Room is the official place for the lectures and office hours with the instructor. In Microsoft Teams, the team SCS COMP2650 Fall2020 is provided for emergency cases and backup plans only.
- 13. Change Notification: Any changes in the course outline, exam dates, marking, or evaluation will be discussed in class at least 2 weeks prior to being implemented.
- 14. Student Evaluation of Teaching (SET): The Student Evaluation of Teaching (SET) will be conducted during the last 2 weeks of the classes.

15. Online Experience: Participants in online lectures and lab sections include an instructor, a moderator, and students. Students are able to share camera or send messages but cannot share audio unless they Raise Hand, and the moderator or



the instructor allows them. The moderator also supervises private messages. Students are encouraged to let the moderator and/or the instructor know of any connection issues asap regarding the quality of presentation in terms of audio and video (e.g., slides).

- 16. Feeling Overwhelmed? Should face obstacles and experience difficulties that affect her academic performance, students can reach out to the following service centers as well as other on- and off-campus resources listed at www.uwindsor.ca/wellness:
 - Student Health Services (www.uwindsor.ca/studenthealthservices/)
 - Student Counselling Centre (www.uwindsor.ca/studentcounselling/)
 - Peer Support Centre





LABORATORY GUIDE aka, Lab Manual

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design


|---> Labs

|---> COMP2650 Computer Architecture | Digital Design Lab Guide.pdf






Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule




Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule


Lab Instructor (GA): Saiteja Danda (saiteja@uwindsor.ca)² Lab Sections Lab Moderator (GA): Ala Alam Falaki (alamfal@uwindsor.ca) Lab Assistant (TA): Ariya Rasekh (rasekh@uwindsor.ca) Section: 51, Mondays 11:30AM - 12:50PM, Blackboard Collaborate Ultra Section: 53, Mondays 01:00PM - 02:20PM, Blackboard Collaborate Ultra Section: 55, Tuesdays 11:30AM - 12:50PM, Blackboard Collaborate Ultra Lab Instructor (GA): Ala Alam Falaki (alamfal@uwindsor.ca) Lab Moderator (GA): Saiteja Danda (saiteja@uwindsor.ca) Lab Assistant (TA): Shivani Pansara (pansara@uwindsor.ca) Section: 52, Wednesdays 11:30AM - 12:50PM, Blackboard Collaborate Ultra Section: 54, Wednesdays 01:00PM - 02:20PM, Blackboard Collaborate Ultra Section: 55, Tuesdays 11:30AM - 12:50PM, Blackboard Collaborate Ultra





Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule




Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule










LABROOM

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design |---> Labs

|---> <u>Labroom</u>



Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule

DISCUSSION BOARD


|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design

---> <u>Discussion Board</u>

	FORUM	DESCRIPTION	TOTAL POSTS	
	Midterm Exam		0	
	Laboratory		0	
	Lectures		0	
	Final Exam		0	
ussion Board	Miscellaneous		0	

ME

hfani.myweb.cs.uwindsor.ca




Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule



Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule

OFFICE

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design |---> Office



Blackboard Tour | Learning Outcome | Outline (Syllabus) | Laboratory | Discussion Board | Me | Weekly Schedule

WEEKLY SCHEDULE

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design


|---> <u>Weekly Schedule</u>

Eastern Time	SUN	MON	TUES	WED	THURS	FRI	SAT
7:00 AM					Deadline for Lecture and Lab Assignments Submission		
8:00 AM							
8:10 AM							
8:20 AM							
8:30 AM							
8:40 AM							
8:50 AM							
9:00 AM		Lecture A		Lecture B			
9:10 AM		Instructor: Hossein		Instructor: Hossein			
9:20 AM		Moderator: Phillip		Moderator: Phillip			
9:30 AM		·					
9:40 AM							
9:50 AM							
10:00 AM							
10:10 AM							
10:20 AM		Office Hour A		Office Hour B			
10:30 AM		Instructor: Hossein		Instructor: Hossein			
10:40 AM		Moderator: Phillip		Moderator: Phillip			-
10:50 AM		Woderdior. Trillip		Moderator. Trillip			-
11:00 AM							
11:10 AM							
11:20 AM							
11:30 AM		Lab Section 51 Instructor: Saiteja Moderator: Ala	Lab Section 55				
11:40 AM				Lab Section 52			
11:50 AM							
12:00 PM			Instructor: Saiteja, Ala	Instructor: Ala			
12:10 PM			Moderator: Ala, Saiteja	Moderator: Saiteja			
12:20 PM		Marking: Ariya	Marking: Ariya, Shivani	Marking: Shivani			
12:30 PM							
12:40 PM							
12:50 PM							-
1:00 PM							
1:10 PM							
1:20 PM		Lab Section 53		Lab Section 54			
1:30 PM		Instructor: Saiteja		Instructor: Ala			
1:40 PM		Moderator: Ala		Moderator: Saiteja			
1:50 PM		Marking: Ariya		Marking: Shivani			
2:00 PM		J. 1.1, 2					
2:10 PM							
2:20 PM							
2:30 PM							
2:40 PM							
2:50 PM							
3:00 PM							
3:10 PM							
3:20 PM							
3:30 PM							
3:40 PM							
3:50 PM							
4:00 PM							

Eastern Time	SUN	MON	TUES	WED
8:30 AM				
8:40 AM				
8:50 AM				
9:00 AM		Lecture A		Lecture B
9:10 AM		Instructor: Hossein		Instructor: Hossein
9:20 AM		Moderator: Phillip		Moderator: Phillip
9:30 AM				
9:40 AM				
9:50 AM				
10:00 AM				
10:10 AM				
10:20 AM		Office Hour A		Office Hour B
10:30 AM		Instructor: Hossein		Instructor: Hossein
10:40 AM		Moderator: Phillip		Moderator: Phillip
10:50 AM				
11:00 AM				

H

Eastern Time	SUN	MON	TUES	WED
11:30 AM		Lab Section 51 Instructor: Saiteja Moderator: Ala Marking: Ariya		
11:40 AM				
11:50 AM			Lab Section 55	Lab Section 52
12:00 PM			Instructor: Saiteja, Ala	Instructor: Ala
12:10 PM			Moderator: Ala, Saiteja	Moderator: Saiteja
12:20 PM			Marking: Ariya, Shivani	Marking: Shivani
12:30 PM			Marking. Anya, shivani	Marking. Shivani
12:40 PM				
12:50 PM				
1:00 PM				
1:10 PM		Lab Section 53 Instructor: Saiteja Moderator: Ala Marking: Ariya		
1:20 PM				Lab Section 54
1:30 PM				Instructor: Ala
1:40 PM				Moderator: Saiteja
1:50 PM				Marking: Shivani
2:00 PM				Marking, Shivarii
2:10 PM				
2:20 PM				



CODELINE

|---> COMP2650-1-R-2020F-a Comp Architre I:Digital Design |---> Lectures |---> W01: Meet & Greet, Number Systems I |---> Codeline

THANK YOU

