

# Environment for codesign CPU-FPGA

## OSCIMP Digital Ecosystem

**Gwenhaël GOAVEC-MEROU, Jean-Michel FRIEDT,  
Pierre-Yves BOURGEOIS**

gwenhael.goavec@femto-st.fr

IRC #oscimp channel @ freenode

November 29, 2019

Slides at

[www.trabucayre.com/GRDays2019/presentationEcoSystem\\_GRDays2019.pdf](http://www.trabucayre.com/GRDays2019/presentationEcoSystem_GRDays2019.pdf)



<https://github.com/oscimp/PlutoSDR>



<https://github.com/oscimp/oscimpDigital>

## Context

Redpitaya: dual ADC &  
DAC 14bits@125MHz

PlutoSDR: RF Frontend  
70 MHz→6 GHz

⇒ Perfect for acquisition and Digital Signal Processing with codesign  
CPU/FPGA


FPGA (Real-time) for fast task

- data acquisition;
- frequency transposition;
- filtering;
- decimation.

CPU (General Purpose OS) for slow task after decimation


- post-processing;
- display;
- transmission;
- configuration

Example



## Consequence


- one algorithm  $\Rightarrow$  one or more flavor (data type, performance vs. resources, ...): `fpga_ip` directory
- need to communicate between FPGA and CPU: `linux_driver` directory
- some IPs are widely used or complex to configure  $\Rightarrow$  need to provide library with CPU code (reduce redundancy, simplify application): `liboscimp` in `lib` directory.



# OSCIMP EcoSystem

Purpose : provide a coherent environment to create design (FPGA), and application:

- blocks (IP) with algorithm level of implementation (FPGA);
- GNU/Linux hierarchy compliance (driver/library/application);
- tools to generate some files and scripts/Makefile to factorize most common part.



Algorithms or utilities functions.



Developer aspect:

- normalize interfaces between blocks
- isolation between implementation and communication

End user aspect:

- 0, 1 or more interface to connect;
- AXI interface automatically connected.

FPGA



## CPU: environment

**Char device drivers** to add abstraction, GNU/Linux hierarchy compliance and communication improvement:

- 1 IP with communication  $\Rightarrow$  1 (or more) driver(s);
- a core driver knows how to communicate with an IP but not where;
- device tree overlay used to provide which drivers must be probed and base address for each of them;


TODO  $\Rightarrow$  IIO integration

**libraries** to simplify some common and long (number of line) tasks.

## CPU: application

### Application structure:

- dts to provides which driver must be used and base address;
- Makefile to cross-compile application and generate the dtbo from dts
- applicationName\_us.sh a shell script used to flash FPGA, load devicetree and drivers;
- main.c: user application





## CPU: module\_generator

- Used to generate some files in app directory.
- use an XML file for design's informations.

```
module_generator -dts myApp.xml
```

```
<?xml version="1.0" encoding="utf-8"?>
<project name="tutorial5" version="1.0">
  <options>
    <option target="makefile" name="USE_STATIC_LIB">1</option>
    <option target="makefile" name="LDFLAGS">-liio</option>
  </options>
  <ips>
    <ip name ="dataComplex_to_ram" >
      <instance name="data1600" id = "0"
        base_addr="0x43c00000" addr_size="0xffff" />
    </ip>
    <ip name ="nco_counter">
      <instance name="nco" id = "0"
        base_addr="0x43c10000" addr_size="0xffff" />
    </ip>
  </ips>
</project>
```

# Play with repositories

## ① Clone repository and submodules:

```
git clone --recursive https://github.com/oscimp/oscimpDigital.git
```

## ② Discover:

In oscimpDigital/doc/tutorials/plutosdr/

Tutorials list:

## ① 1-adalmPluto\_within\_OscimpDigital (**step by step**):

- NCO → RAM → Userspace
- PlutoSDR data stream → RAM → Userspace

## ② 2-PRN\_on\_PL

- 7-bit PRN on the same receive and transmit carrier frequencies
- 7-bit PRN on different receive and transmit carrier frequencies
- GPS signal reception

See first oscimpDigital/README.md to configure your shell environment.

Cheat-Sheet for plutosdr available at

[www.trabucayre.com/GRDays2019/pluto\\_cheat-sheet.pdf](http://www.trabucayre.com/GRDays2019/pluto_cheat-sheet.pdf)

## CPU: module\_generator

- Used to generate some files in app directory.
- use an XML file for design's informations.

```
module_generator -dts myApp.xml
```

### myApp.xml

```
<?xml version="1.0" encoding="utf-8"?>
<project name="tutorial5" version="1.0">
  <ips>
    <ip name="data_to_ram" >
      <instance name="data1600" id="0"
        base_addr="0x43c00000" addr_size="0xffff" />
    </ip>
    <ip name="nco_counter">
      <instance name="datanco0" id="0"
        base_addr="0x43c10000" addr_size="0xffff" />
    </ip>
  </ips>
</project>
```

### tutorial5\_us.sh

```
cp ../bitstreams/tutorial5_wrapper.bit.bin /lib/firmware
mkdir /sys/kernel/config/device-tree/overlays/fpga
mkdir /sys/kernel/config/device-tree/overlays/fpga
cat tutorial5.dtbo > $DTB_DIR/dtbo
insmod ../../modules/data_to_ram_core.ko
insmod ../../modules/nco_counter_core.ko
```

### tutorial5.dts

```
/dts-v1/;
/plugin/;
/ {
  compatible = "xlnx,zynq-7000";
  fragment0 {
    target = <&fpga_full>;
    #address-cells = <1>;
    #size-cells = <1>;
    __overlay__ {
      #address-cells = <1>;
      #size-cells = <1>;
      firmware-name = "tutorial5_wrapper.bit.bin";
      data1600: data1600@43c00000{
        compatible = "ggm,dataToRam";
        reg = <0x43c00000 0xffff>;
      };
      datanco0: datanco0@43c10000{
        compatible = "ggm,nco_counter";
        reg = <0x43c10000 0xffff>;
      };
    };
  };
};
```