

ARM RCE Generation 3 Core Module Design Document

Ryan Herbst

November 14, 2013

Revision	Effective Date	Description Of Changes
1.1	November 14, 2013	Added clock select registers.
1.0	November 8, 2013	Cleanup.
0.3	November 5, 2013	Changed location of outbound free list FIFOs.
0.2	October 24, 2013	Cleanup, additional functional descriptions. IB/OB descriptor updates.
0.1	October 22, 2013	Initial revision

Contents

1	External Interfaces	8
1.1	External Clock & Reset	8
1.2	External Local Bus	8
1.3	BSI I2C	8
1.4	Protocol Plug In (PPI)	9
1.4.1	Inbound Protocol Plug In (PPI)	9
1.4.2	Outbound Protocol Plug In (PPI)	9
1.5	Ethernet Interface	10
2	VHDL Module Descriptions	12
2.1	Top Level Module (ArmRceG3Top.vhd)	12
2.1.1	Top Level Interfaces	12
2.1.2	Top Level Block Diagram	12
2.1.3	Top Level Address Map	13
2.2	Local Bus Controller (ArmRceG3LocalBus.vhd)	14
2.2.1	Local Bus Interfaces	14
2.2.2	Local Bus Write Transactions	14
2.2.3	Local Bus Read Transactions	15
2.2.4	Address Allocations	15
2.3	Clock Generation Module (ArmRceG3Clocks.vhd)	15
2.3.1	Clock Generation Interfaces	16
2.4	DMA Controller (ArmRceG3DmaCntl.vhd)	16
2.4.1	DMA Controller Interfaces	16
2.4.2	DMA Controller Block Diagram	17
2.4.3	DMA Controller Address Map	18
2.4.4	DMA Controller Interrupt Mapping	20
2.5	Inbound Controller (ArmRceG3IbCntl.vhd)	20
2.5.1	Inbound Controller Interfaces	20
2.5.2	Inbound Controller Block Diagram	21
2.5.3	Quad Word FIFO Channels	22
2.5.4	ACP Write ID Mapping	22
2.6	Quad Word FIFO Controller (ArmRceG3IbQWordFifo.vhd)	23
2.6.1	Quad Word FIFO Controller Interfaces	23
2.6.2	Quad Word FIFO Block Diagram	24
2.7	Inbound Header FIFO (ArmRceG3IbHeaderFifo.vhd)	24
2.7.1	Inbound Header FIFO Interfaces	25
2.7.2	Inbound Header FIFO Block Diagram	25
2.7.3	Inbound Header Free List	25
2.7.4	Inbound Header Receive Descriptor	26
2.7.5	Inbound Header Flow Control	26
2.8	Inbound PPI Controller (ArmRceG3IbPpi.vhd)	26
2.8.1	Inbound PPI Controller Interfaces	27
2.8.2	Inbound PPI Controller Block Diagram	27
2.8.3	Inbound PPI Receive Control	28
2.8.4	Inbound PPI Receive Completion Record	28
2.8.5	Inbound PPI Flow Control	29
2.9	AXI Write Controller (ArmRceG3AxiWriteCntl.vhd)	29
2.9.1	AXI Write Controller Interfaces	29
2.9.2	Axi Write Controller Block Diagram	29

2.10	Outbound Controller (ArmRceG3ObCntrl.vhd)	30
2.10.1	Outbound Controller Interfaces	30
2.10.2	Outbound Controller Block Diagram	30
2.11	Outbound Header FIFO (ArmRceG3ObHeaderFifo.vhd)	31
2.11.1	Outbound Header FIFO Interfaces	31
2.11.2	Outbound Header FIFO Block Diagram	32
2.11.3	Outbound Header Free List	32
2.11.4	Outbound Header Transmit Descriptor	33
2.12	Outbound PPI Controller (ArmRceG3ObPpi.vhd)	33
2.12.1	Outbound PPI Controller Interfaces	34
2.12.2	Outbound PPI Block Diagram	34
2.12.3	Outbound PPI Transmit Control	35
2.12.4	Outbound PPI Transmit Completion Record	35
2.13	AXI Read Controller (ArmRceG3AxiReadCntrl.vhd)	35
2.13.1	AXI Read Controller Interfaces	35
2.13.2	Axi Read Controller Block Diagram	36
2.14	DMA Completion FIFO Controller (ArmRceG3DmaComp.vhd)	36
2.14.1	DMA Completion Mover Interfaces	36
2.14.2	DMA Completion Block Diagram	37
2.15	I2C Controller (ArmRceG3I2c.vhd)	37
2.15.1	I2C Controller Interfaces	37
2.15.2	I2C Controller Block Diagram	38
2.15.3	Local Bus Address Space	38
2.15.4	I2C Bus Address Space	38
2.16	CPU Interface Module (ArmRceG3Cpu.vhd)	38
2.16.1	CPU Interfaces	39
3	VHDL Record Definitions	40
3.1	AxiReadMasterType	40
3.2	AxiReadSlaveType	41
3.3	AxiWriteMasterType	41
3.4	AxiWriteSlaveType	42
3.5	LocalBusMasterType	43
3.6	LocalBusSlaveType	43
3.7	AxiWriteToCntrlType	43
3.8	AxiWriteFromCntrlType	44
3.9	AxiReadToCntrlType	44
3.10	AxiReadFromCntrlType	44
3.11	IbHeaderToFifoType	45
3.12	IbHeaderFromFifoType	45
3.13	ObHeaderToFifoType	45
3.14	ObHeaderFromFifoType	45
3.15	ObPpiToFifoType	46
3.16	ObPpiFromFifoType	46
3.17	IbPpiToFifoType	46
3.18	IbPpiFromFifoType	47
3.19	CompToFifoType	47
3.20	CompFromFifoType	47
3.21	QWordToFifoType	47
3.22	QWordFromFifoType	47

3.23 EthFromArmType 48

3.24 EthToArmType 48

List of Tables

1	External Clock & Reset Signals	8
2	External Local Bus Master Record	8
3	External Local Bus Slave Record	8
4	Inbound PPI Output Record	9
5	Inbound PPI Input Record	9
6	Outbound PPI Output Record	10
7	Outbound PPI Input Record	10
8	Ethernet Output Record	10
9	Ethernet Input Record	11
10	ArmRceG3Top Generics	12
11	ArmRceG3Top Signals	12
12	Top Level Address Map	13
13	ArmRceG3LocalBus Generics	14
14	ArmRceG3LocalBus Signals	14
15	Local Bus Address Space	15
16	ArmRceG3Clocks Generics	16
17	ArmRceG3Clocks Signals	16
18	ArmRceG3DmaCntrl Generics	16
19	ArmRceG3DmaCntrl Signals	17
20	DMA Controller Address Map	19
21	DMA Controller Interrupt Mapping	20
22	ArmRceG3IbCntrl Generics	20
23	ArmRceG3IbCntrl Signals	21
24	Quad Word FIFO Channels	22
25	ACP Write ID Mapping	23
26	ArmRceG3IbQWordFifo Generics	23
27	ArmRceG3IbQWordFifo Signals	24
28	ArmRceG3IbHeaderFifo Generics	25
29	ArmRceG3IbHeaderFifo Signals	25
30	Inbound Header Free List Entry	26
31	Inbound Header Receive Descriptor	26
32	ArmRceG3IbPpi Generics	27
33	ArmRceG3IbPpi Signals	27
34	Inbound PPI Receive Descriptor	28
35	Inbound PPI Receive Completion Descriptor	29
36	ArmRceG3AxiWriteCntrl Generics	29
37	ArmRceG3AxiWriteCntrl Signals	29
38	ArmRceG3ObCntrl Generics	30
39	ArmRceG3ObCntrl Signals	30
40	ArmRceG3ObHeaderFifo Generics	31
41	ArmRceG3ObHeaderFifo Signals	32
42	Outbound Header Free List Entry	33
43	Outbound Header Transmit Descriptor	33
44	ArmRceG3ObPpi Generics	34
45	ArmRceG3ObPpi Signals	34
46	Outbound PPI Transmit Descriptor	35
47	Outbound PPI Transmit Completion Descriptor	35
48	ArmRceG3AxiReadCntrl Generics	35

49	ArmRceG3AxiReadCntrl Signals	36
50	ArmRceG3DmaComp Generics	36
51	ArmRceG3DmaComp Signals	37
52	ArmRceG3I2c Generics	37
53	ArmRceG3I2c Signals	38
54	ArmRceG3Cpu Generics	39
55	ArmRceG3Cpu Signals	39

List of Figures

1	Top Level Block Diagram	13
2	Local Bus Write Cycle	14
3	Local Bus Read Cycle	15
4	DMA Controller Block Diagram	18
5	Inbound Controller Block Diagram	22
6	Quad Word FIFO Block Diagram	24
7	Inbound Header FIFO Block Diagram	25
8	Inbound PPI Controller Block Diagram	28
9	Axi Write Controller Block Diagram	30
10	Outbound Controller Block Diagram	31
11	Outbound Header FIFO Block Diagram	32
12	Outbound PPI Block Diagram	34
13	Axi Read Controller Block Diagram	36
14	DMA Completion Block Diagram	37
15	I2C Controller Block Diagram	38

1 External Interfaces

This section of the document describes the external interfaces of the ARM RCE generation 3 core module. See table 11 in section 2.1 for a detailed list of the top level interface signals.

1.1 External Clock & Reset

The following table defines the clock and reset signals output from the ARM RCE generation 3 core module.

Signal	Description
axiClk	AXI Bus clock. Nominal 217Mhz. Used to clock local bus signals.
axiClkRst	Reset strobe synchronous to axiClk.
sysClk125	125Mhz system clock.
sysClk125Rst	Reset strobe synchronous to sysClk125.
sysClk200	200Mhz system clock.
sysClk200Rst	Reset strobe synchronous to sysClk200.

Table 1: External Clock & Reset Signals

1.2 External Local Bus

Contained within the RCE core module is a AXI to local bus bridge that facilitates register read and write access within the core. This controller described in section 2.2 of this document supports 16 separate register interfaces. The lower 8 interfaces are dedicated for use inside the core while the upper 8 interfaces are presented to external logic.

Each of the 8 interfaces is implemented using two record types. The first record type, LocalBusMasterType (see section 3.6), is an output containing the following signals:

Signal	Width	Description
addr	32	Read / write address vector.
readEnable	1	Strobe asserted coincident with addr to indicate a read request
writeEnable	1	Strobe asserted coincident with addr and writeData to indicate a write request
writeData	32	Write data asserted coincident with writeEnable

Table 2: External Local Bus Master Record

The second record type, LocalBusSlaveType (see section 3.6), is an input containing the following signals:

Signal	Width	Description
readValid	1	Read valid strobe to complete read cycle coincident with readData
readData	32	Read data asserted coincident with readValid

Table 3: External Local Bus Slave Record

Example waveforms for these signals can be found in section 2.2 of this document. All signals are synchronous to axiClk. The designer should note that the full 32-bit address is presented to the user on this bus and the lower 26 bits are relative to the address space assigned to each interface.

1.3 BSI I2C

The BSI I2C interface connects the external I2C pins to the I2C slave contained within the core module. This interface is defined as two standard logic signals (i2cSda and i2cScl) which must be connected directly to external FPGA IO pins and must be defined as inout types.

1.4 Protocol Plug In (PPI)

The protocol plug in interface (PPI) supports 4 bi-directional FIFO like interfaces for transmitting and receiving data. Each PPI frame consists of a header and an optional payload. In the receive direction the header is separated from the payload and passed to the inbound header FIFO module (see section 2.7). The payload, if present, is then processed in the inbound PPI module (see section 2.8).

In the transmit direction the outbound header FIFO module (see section x) generates the header and sends it out the PPI interface (see section 2.11). If the frame contains a payload the outbound PPI module (see section 2.12) will add the payload to the end of the transmitted frame.

More information about the protocol plug in (PPI) operation can be found in *The Reconfigurable Cluster Element User Guide*.

1.4.1 Inbound Protocol Plug In (PPI)

The inbound PPI interface connects the external logic to the Inbound PPI module defined in section 2.8.

Each of the 4 interfaces is implemented using two record types and a clock (ibPpiClk). The first record type, IbPpiFromFifoType (see section 3.18), is an output containing the following signals:

Signal	Width	Description
pause	1	Pause indication. Asserted when the inbound PPI can not longer accept a complete frame.
online	1	Online control. Asserted when the PPI interface is in the online state.

Table 4: Inbound PPI Output Record

The inbound PPI engine will assert the pause signal when either the input header or payload FIFOs reaches a higher water mark. The current impelentation asserts flow control when the input header FIFO or input PPI payload FIFO have less than 255 (out of 512) 64-bit entries available.

The second record type, IbPpiToFifoType (see section 3.17), is an input containing the following signals:

Signal	Width	Description
data	64	Data
size	3	Indicates how many bytes are valid when eof = 1. 0x0 = 1 byte, 0x7 = 8 bytes.
eof	1	End of frame indication. Asserted coincident with the last word of frame.
eoh	1	End of header. Asserted coincident with the last word of the header portion of frame.
err	1	Frame is in error. Asserted with eof.
ftype	3	Frame type
mgmt	1	Frame is management
valid	1	Frame data is valid
id	32	Inbound PPI ID. Unique to each PPI type.
version	32	Inbound PPI Version
configA	32	Inbound PPI Config Word A, application specific
configB	32	Inbound PPI Config Word B, application specific

Table 5: Inbound PPI Input Record

All signals are synchronous the associated ibPpiClk signal. Each of the 4 interfaces has an independent clock.

1.4.2 Outbound Protocol Plug In (PPI)

The outbound PPI interface connects the external logic to the Outbound PPI module defined in section 2.12.

Each of the 4 interfaces is implemented using two record types and a clock (obPpiClk). The first record type, ObPpiFromFifoType (see section 3.16), is an output containing the following signals:

Signal	Width	Description
read	1	Read data at PPI interface. Asserting this signal advances FIFO.
id	32	Outbound PPI ID. Unique to each PPI type.
version	32	Outbound PPI Version
configA	32	Outbound PPI Config Word A
configB	32	Outbound PPI Config Word B

Table 6: Outbound PPI Output Record

The second record type, ObPpiToFifoType (see section 3.15), is an input containing the following signals:

Signal	Width	Description
data	64	Data
size	3	Indicates how many bytes are valid when eof = 1. 0x0 = 1 byte, 0x7 = 8 bytes.
eof	1	End of frame indication. Asserted coincident with the last word of frame.
ftype	3	Frame type
mgmt	1	Frame is management
valid	1	Frame data is valid
online	1	Online control. Asserted when the PPI interface is in the online state.

Table 7: Outbound PPI Input Record

All signals are synchronous the associated obPpiClk signal. Each of the 4 interfaces has an independent clock.

1.5 Ethernet Interface

The Ethernet interface provide direct access to the two ethernet interfaces defined in the processor_system7_v4_02a core provided from Xilinx.

Each of the 2 interfaces is implemented using two record types. The first record type, EthFromArmType (see section 3.23), is an output containing the following signals:

Signal	Width	Description
enetGmiiTxEn	1	
enetGmiiTxEr	1	
enetMdioMdc	1	
enetMdioO	1	
enetMdioT	1	
enetPtpDelayReqRx	1	
enetPtpDelayReqTx	1	
enetPtpPDelayReqRx	1	
enetPtpPDelayReqTx	1	
enetPtpPDelayRespRx	1	
enetPtpPDelayRespTx	1	
enetPtpSyncFrameRx	1	
enetPtpSyncFrameTx	1	
enetSofRx	1	
enetSofTx	1	
enetGmiiTxD	8	

Table 8: Ethernet Output Record

The second record type EthToArmType, (see section 3.24), is an input and contains the following signals:

Signal	Width	Description
enetGmiiCol	1	
enetGmiiCrs	1	
enetGmiiRxClk	1	
enetGmiiRxDv	1	
enetGmiiRxEr	1	
enetGmiiTxClk	1	
enetMdioI	1	
enetExtInitN	1	
enetGmiiRxd	8	

Table 9: Ethernet Input Record

Refer to the Xilinx processor_system7_v4.02a documentation and Zynq-7000 technical reference manual (UG585) for further information.

2 VHDL Module Descriptions

This section of the document describes the VHDL modules which make up the ARM RCE Generation 3 core. Descriptions of additional VHDL modules from the RED Electronics *Standard VHDL Library* used within this core can be found at:

<https://confluence.slac.stanford.edu/display/ppareg/Standard+VHDL+Library>.

2.1 Top Level Module (ArmRceG3Top.vhd)

The top level module serves as the interface to the RCE generation 3 core module.

2.1.1 Top Level Interfaces

The generic ports for the top level module are shown in table 10.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.
AXI_CLKDIV_G	real	4.7	AXI bus clock divider. Clock rate = 1000Mhz / value. Target clock rate is 212Mhz.

Table 10: ArmRceG3Top Generics

The signal ports for the top level module are shown in table 11. Any records types referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	Out	Clock for AXI busses and local bus
axiClkRst	Logic	1	Out	Reset for AXI busses and local bus
sysClk125	Logic	1	Out	125Mhz sytem clock
sysClk125Rst	Logic	1	Out	Reset for 125Mhz sytem clock
sysClk200	Logic	1	Out	200Mhz sytem clock
sysClk200Rst	Logic	1	Out	Reset for 200Mhz sytem clock
i2cSda	Logic	1	inout	BSI I2C slave data
i2cScl	Logic	1	inout	BSI I2C slave clock
localBusMaster	LocalBusMasterType	8	Out	Local register bus output signals
localBusSlave	LocalBusSlaveType	8	In	Local register bus input signals
obPpiClk	Logic	4	In	Outbound PPI clock inputs
obPpiToFifo	ObPpiToFifoType	4	In	Outbound PPI input signals
obPpiFromFifo	ObPpiFromFifoType	4	Out	Outbound PPI output signals
ibPpiClk	Logic	4	In	Outbound PPI clock inputs
ibPpiToFifo	IbPpiToFifoType	4	In	Inbound PPI input signals
ibPpiFromFifo	IbPpiFromFifoType	4	Out	Inbound PPI output signals
ethFromArm	EthFromArmType	2	Out	Ethernet port outputs
ethToArm	EthToArmType	2	In	Ethernet port inputs

Table 11: ArmRceG3Top Signals

2.1.2 Top Level Block Diagram

The block diagram of the RCE generation 3 core module is shown in figure 1. The following sub modules exist within the core module and are described in greater detail later in this document:

- ArmRceG3LocalBus: AXI to local bus bridge module (section 2.2)
- ArmRceG3Clock: Clock generation module (section 2.3)

- ArmRceG3DmaCntrl: DMA controller for PPI interfaces and BSI messages (section 2.4)
- ArmRceG3I2c: BSI I2C module (section 2.15)
- ArmRceG3Cpu: ARM CPU wrapper (section 2.16)




Figure 1: Top Level Block Diagram

2.1.3 Top Level Address Map

The top level module contains a handful of registers as shown in the following table.

The Version value is unique to each target FPGA design. While the format of this version value is not defined it is typical for the upper 12 bits to be unique for each target FPGA type while the lower 20 bits are incremented with each compile.

The ArmRceG3Version value is defined in the core module and is incremented any time any of the major functions within the core module are modified.

The BuildString value is a 256 character NULL terminated string which contains information about the user who built the image and the timestamp of when the image was built. This field is automatically updated by the build script at each compile.

Address	Bits	Mode	Name	Description
0x80000000	31:0	Read	Version	FPGA version value. Set in Version.vhd.
0x80000004	31:0	R/W	Scratchpad	Scratchpad register.
0x80000008	31:0	Read	ArmRceG3Version	ARM RCE Gen3 Module Version.
0x80000010	1:0	R/W	ClkSel0	Reference Clock 0 Frequency Select.
0x80000014	1:0	R/W	ClkSel1	Reference Clock 1 Frequency Select.
0x80001000 - 0x800010FF	31:0	Read	BuildString	NULL termination build user and timestamp string.

Table 12: Top Level Address Map

2.2 Local Bus Controller (ArmRceG3LocalBus.vhd)

This module implements a bridge between the general purpose AXI master port (GP1) and a simple read/write local bus. Transactions on the connected AXI general purpose (GP1) interface are converted to the corresponding read or write transactions on the local bus. The local bus controller supports single dual word (32-bit) accesses.

2.2.1 Local Bus Interfaces

The generic ports for the local bus controller module are shown in table 13.

Value	Type Default	Description	
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 13: ArmRceG3LocalBus Generics

The signal ports for the local bus controller module are shown in table 14. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiMasterReadFromArm	AxiReadMasterType	1	In	AXI bus read from ARM
axiMasterReadToArm	AxiReadSlaveType	1	Out	AXI bus read to ARM
axiMasterWriteFromArm	AxiWriteMasterType	1	In	AXI bus read from ARM
axiMasterWriteToArm	AxiWriteSlaveType	1	Out	AXI bus read to ARM
localBusMaster	LocalBusMasterType	16	Out	Local bus output
localBusSlave	LocalBusSlaveType	16	In	Local bus input

Table 14: ArmRceG3LocalBus Signals

All of the module interface signals are synchronous to the rising edge of axiClk. The assertion of axiClkRst returns all internal signals to their default states.

2.2.2 Local Bus Write Transactions

When the module detects the assertion of a valid write address from the AXI master it acknowledges the write address reception, stores the presented address and enters the wait for data state. When the AXI master presents the write data the state machine will register the write data, acknowledge the completion of the write cycle to the AXI master and present the write data on the local bus as shown in figure 2.

Address bits 31:30 are constants for all AXI GP1 interfaces transactions. The local bus controller will use address bits 29:26 to select one of 16 local bus interface ports. All 32-bits for the address are presented on the local bus addr vector with address bits 31:26 containing a constant value.

The writeEnable signal is asserted for a single clock cycle coincident with the 32-bit write data.




Figure 2: Local Bus Write Cycle

2.2.3 Local Bus Read Transactions

A read transaction is started by the assertion of a valid read address from the AXI master. The state machine responds to this by acknowledging the read address and presenting the address on the local bus. The readEnable signal is asserted to along with the received address on the selected local bus interface as shown in figure 3.

The state machine then waits for the local bus client to return the read data on the readData vector coincident with the assertion of the readValid signal. The state machine will wait for up to 256 clock cycles for the local bus slave to complete the read transaction. If the local bus slave does not respond within this period of time the transaction will be terminated and the read data returned will be 0xdeadbeef. Upon successful completion of a read cycle the state machine will return the read data and go back to the idle state.




Figure 3: Local Bus Read Cycle

2.2.4 Address Allocations

The address range and channel assignments for the local bus module are show in table 15.

Port	Address Range	Assignment
Channel 0	0x8000_0000 - 0x83FF_FFFF	Top Level Registers
Channel 1	0x8400_0000 - 0x87FF_FFFF	BSI I2C Slave Registers
Channel 2	0x8800_0000 - 0x8BFF_FFFF	DMA Controller Registers & FIFOs
Channel 3	0x8C00_0000 - 0x8FFF_FFFF	Unused
Channel 4	0x9000_0000 - 0x93FF_FFFF	Unused
Channel 5	0x9400_0000 - 0x97FF_FFFF	Unused
Channel 6	0x9800_0000 - 0x9BFF_FFFF	Unused
Channel 7	0x9C00_0000 - 0x9FFF_FFFF	Unused
Channel 8	0xA000_0000 - 0xA3FF_FFFF	External Register Space
Channel 9	0xA400_0000 - 0xA7FF_FFFF	External Register Space
Channel 10	0xA800_0000 - 0xABFF_FFFF	External Register Space
Channel 11	0xAC00_0000 - 0xAFFF_FFFF	External Register Space
Channel 12	0xB000_0000 - 0xB3FF_FFFF	External Register Space
Channel 13	0xB400_0000 - 0xB7FF_FFFF	External Register Space
Channel 14	0xB800_0000 - 0xBBFF_FFFF	External Register Space
Channel 15	0xBC00_0000 - 0xBFFF_FFFF	External Register Space

Table 15: Local Bus Address Space

2.3 Clock Generation Module (ArmRceG3Clocks.vhd)

The clock generation module generates the set of clocks required both internal and external to the ARM RCE Gen 3 Core module. The clocks in this module can be derived from any of the four function clock outputs from the processor core. Currently all clocks are derived from function clock 0 which is required to be configured as 100Mhz.

2.3.1 Clock Generation Interfaces

The generic ports for the clock generation module are shown in table 16.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.
AXI_CLKDIV_G	real	4.7	AXI bus clock divider. Clock rate = 1000Mhz / value. Target clock rate is 212Mhz.

Table 16: ArmRceG3Clocks Generics

The signal ports for the clock generation module are shown in table 17. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
felkClk3	Logic	1	In	CPU function clock output 3
felkClk2	Logic	1	In	CPU function clock output 2
felkClk1	Logic	1	In	CPU function clock output 1
felkClk0	Logic	1	In	CPU function clock output 0
felkRst3	Logic	1	In	CPU function clock reset 3
felkRst2	Logic	1	In	CPU function clock reset 2
felkRst1	Logic	1	In	CPU function clock reset 1
felkRst0	Logic	1	In	CPU function clock reset 0, 100Mhz
axiGpMasterReset	Logic	2	In	GP master port resets
axiGpSlaveReset	Logic	2	In	GP slave port resets
axiAcpSlaveReset	Logic	1	In	ACP slave port reset
axiHpSlaveReset	Logic	4	In	HP slave port resets
axiClk	Logic	1	Out	AXI bus clock output
axiClkRst	Logic	1	Out	AXI bus clock reset
sysClk125	Logic	1	Out	System 125Mhz clock
sysClk125Rst	Logic	1	Out	System 125Mhz clock reset
sysClk200	Logic	1	Out	System 200Mhz clock
sysClk200Rst	Logic	1	Out	System 200Mhz clock reset

Table 17: ArmRceG3Clocks Signals

2.4 DMA Controller (ArmRceG3DmaCntrl.vhd)

The DMA controller module is a container for the logic modules which implement the protocol plug in (PPI) interfaces as well as the BSI management interface.

The external interfaces to this module include the 4 HP AXI processor busses, the ACP AXI processor bus, a portion of the local bus (see Local Bus Controller, section 2.2), the 4 protocol plug in (PPI) interfaces, 16 processor interrupts and the I2C BSI data (see I2C Controller, section 2.15).

2.4.1 DMA Controller Interfaces

The generic ports for the DMA controller module are shown in table 18.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 18: ArmRceG3DmaCntrl Generics

The signal ports for the DMA controller module are shown in table 19. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiAcpSlaveWriteFromArm	AxiWriteSlaveType	1	In	AXI ACP bus write from ARM
axiAcpSlaveWriteToArm	AxiWriteMasterType	1	Out	AXI ACP bus write to ARM
axiAcpSlaveReadFromArm	AxiReadSlaveType	1	In	AXI ACP bus write from ARM
axiAcpSlaveReadToArm	AxiReadMasterType	1	Out	AXI ACP bus write to ARM
axiHpSlaveWriteFromArm	AxiWriteSlaveType	4	In	AXI HP bus write from ARM
axiHpSlaveWriteToArm	AxiWriteMasterType	4	Out	AXI HP bus write to ARM
axiHpSlaveReadFromArm	AxiReadSlaveType	4	In	AXI HP bus write from ARM
axiHpSlaveReadToArm	AxiReadMasterType	4	Out	AXI HP bus write to ARM
interrupt	Logic	16	Out	Interrupt outputs
localBusMaster	LocalBusMasterType	1	In	Local bus input
localBusSlave	LocalBusSlaveType	1	Out	Local bus output
obPpiClk	Logic	4	In	Outbound PPI clocks
obPpiToFifo	ObPpiToFifoType	4	In	Outbound PPI input signals
obPpiFromFifo	ObPpiFromFifoType	4	Out	Outbound PPI outout signals
ibPpiClk	Logic	4	In	Outbound PPI clocks
ibPpiToFifo	IbPpiToFifoType	4	In	Inbound PPI input signals
ibPpiFromFifo	IbPpiFromFifoType	4	Out	Inbound PPI outout signals
bsiToFifo	QWordToFifoType	1	In	BSI FIFO input signals
bsiFromFifo	QWordFromFifoType	1	Out	BSI FIFO output signals

Table 19: ArmRceG3DmaCntrl Signals

2.4.2 DMA Controller Block Diagram

The block diagram of the DMA controller module is shown in figure 4. The following sub modules exist within the module and are described in greater detail later in this document:

- ArmRceG3IbCntrl: Container for inbound FIFO logic modules (section 2.5)
- ArmRceG3IbPpi: Inbound PPI controller module (section 2.8)
- ArmRceG3ObCntrl: Container for outbound FIFO logic modules (section 2.10)
- ArmRceG3ObPpi: Outbound PPI controller module (section 2.12)
- ArmRceG3DmaComp: DMA completion FIFO container module (section 2.14)

The DMA controller module also contains a number of local configuration and status registers.




Figure 4: DMA Controller Block Diagram

2.4.3 DMA Controller Address Map

The DMA controller module contains the register read/write logic for all of its sub modules. The resulting address map is shown below.

[H]

Address	Bits	Mode	Name	Description
0x88000000	31:0	Read	CompFifo0	Completion FIFO 0
0x88000004	31:0	Read	CompFifo1	Completion FIFO 1
...				
0x88000028	31:0	Read	CompFifo10	Completion FIFO 10
0x8800002C - 0x8800003C	NA	Read	Unused	Read as zero
0x88000040	31:0	Read	OutboundHeader0Free	Outbound Header 0 Free List
0x88000044	31:0	Read	OutboundHeader1Free	Outbound Header 1 Free List
0x88000048	31:0	Read	OutboundHeader2Free	Outbound Header 2 Free List
0x8800004C	31:0	Read	OutboundHeader3Free	Outbound Header 3 Free List
0x88000050 - 0x880000FC	NA	Read	Unused	Read as zero
0x88000100 - 0x8800013C	31:0	Write	InboundHeader0Free	Inbound header 0, free list FIFO FIFO bits 35:32 = Address bits 5:2
0x88000140 - 0x8800017C	31:0	Write	InboundHeader1Free	Inbound header 1, free list FIFO FIFO bits 35:32 = Address bits 5:2
0x88000180 - 0x880001BC	31:0	Write	InboundHeader2Free	Inbound header 2, free list FIFO FIFO bits 35:32 = Address bits 5:2
0x880001C0 - 0x880001FC	31:0	Write	InboundHeader3Free	Inbound header 3, free list FIFO FIFO bits 35:32 = Address bits 5:2
0x88000200 - 0x8800023C	31:0	Write	OutboundHeader0Tx	Outbound header 0, transmit FIFO FIFO bits 35:32 = Address bits 5:2
0x88000240 - 0x8800027C	31:0	Write	OutboundHeader1Tx	Outbound header 1, transmit FIFO FIFO bits 35:32 = Address bits 5:2
0x88000280 - 0x880002BC	31:0	Write	OutboundHeader2Tx	Outbound header 2, transmit FIFO FIFO bits 35:32 = Address bits 5:2
0x880002C0 - 0x880002FC	31:0	Write	OutboundHeader3Tx	Outbound header 3, transmit FIFO FIFO bits 35:32 = Address bits 5:2
0x88000300	NA	Write	MemChan0DirtyClear	Write to clear memory channel 0

Continued on next page

Continued from previous page

Address	Bits	Mode	Name	Description
0x88000304	NA	Write	MemChan1DirtyClear	Write to clear memory channel 1
...				
0x88000310	NA	Write	MemChan4DirtyClear	Write to clear memory channel 4
0x88000314 - 0x880003FC	NA	Read	Unused	Read as zero
0x88000400	3:0 4 15:5	Read Read Read	IbDirtyStatus BsiDirtyStatus CompFifoStatus	Inbound memory dirty, one bit per channel BSI memory dirty, one bit per channel Completion FIFO ready, one bit per channel
0x88000404	15:0	R/W	InterruptEnable	Interrupt enable, one bit per interrupt
0x88000408	3:0	R/W	HeaderWriteDmaCache	Header AXI write cache configuration
0x8800040C	3:0	R/W	HeaderReadDmaCache	Header AXI read cache configuration
0x88000410	3:0 4 8:5	R/W R/W R/W	IbFifoEnable BsiFifoEnable ObFifoEnable	Inbound header enables BSI FIFO enable Outbound header enables
0x88000418	31:18	R/W	MemBaseAddress	Memory base address
0x8800041C	3:0	R/W	PpiReadDmaCache	PPI AXI read cache configuration
0x88000420	3:0	R/W	PpiWriteDmaCache	PPI AXI write cache configuration
0x88000424	3:0 7:4	R/W R/W	PpiIbOnline[3:0] PpiObOnline[3:0]	Inbound PPI online configuration Outbound PPI online configuration
0x88000428 - 0x880004FC	NA	Read	Unused	Read as zero
0x88000500 - 0x8800053C	31:0	Write	InboundPpi0Control	Inbound PPI 0 Control FIFO FIFO bits 35:32 = Address bits 5:2
0x88000540 - 0x8800057C	31:0	Write	InboundPpi1Control	Inbound PPI 1 Control FIFO FIFO bits 35:32 = Address bits 5:2
0x88000580 - 0x880005BC	31:0	Write	InboundPpi2Control	Inbound PPI 2 Control FIFO FIFO bits 35:32 = Address bits 5:2
0x880005C0 - 0x880005FC	31:0	Write	InboundPpi3Control	Inbound PPI 3 Control FIFO FIFO bits 35:32 = Address bits 5:2
0x88000600	31:0	Read	IbPpi0Id	Inbound PPI 0 ID value
0x88000604	31:0	Read	IbPpi0Id	Inbound PPI 0 version value
0x88000608	31:0	Read	IbPpi0ConfigA	Inbound PPI 0 config word A
0x8800060C	31:0	Read	IbPpi0ConfigB	Inbound PPI 0 config word B
...				
0x88000630	31:0	Read	IbPpi3Id	Inbound PPI 3 ID value
0x88000634	31:0	Read	IbPpi3Id	Inbound PPI 3 version value
0x88000638	31:0	Read	IbPpi3ConfigA	Inbound PPI 3 config word A
0x8800063C	31:0	Read	IbPpi3ConfigB	Inbound PPI 3 config word B
0x88000640	31:0	Read	ObPpi0Id	Outbound PPI 0 ID value
0x88000644	31:0	Read	ObPpi0Id	Outbound PPI 0 version value
0x88000648	31:0	Read	ObPpi0ConfigA	Outbound PPI 0 config word A
0x8800064C	31:0	Read	ObPpi0ConfigB	Outbound PPI 0 config word B
...				
0x88000670	31:0	Read	ObPpi3Id	Outbound PPI 3 ID value
0x88000674	31:0	Read	ObPpi3Id	Outbound PPI 3 version value
0x88000678	31:0	Read	ObPpi3ConfigA	Outbound PPI 3 config word A
0x8800067C	31:0	Read	ObPpi3ConfigB	Outbound PPI 3 config word B

Table 20: DMA Controller Address Map

A number of FIFOs in the above table are 36-bit FIFOs which are written to over the 32-bit local bus. The upper 4 bits of the FIFO are derived by the offset address used when writing to the FIFO. The address for the FIFO write can be derived using the following equation:

$$\text{Address} = (\text{FIFO base address}) * 4 * (\text{Bits 35:32})$$

For example to write the value 0xA_5A5A_5A5A to the Inbound header 0 free list FIFO, one would write the 32-bit value 0x5A5A_5A5A to the address 0x8800_0128.

2.4.4 DMA Controller Interrupt Mapping

The DMA controller supports 16 interrupt outputs, each with it's own enable bit. The sources of these 16 interrupts are described in the table below.

Interrupt	Name	Description
3:0	IbDesc[3:0]	Inbound header 3:0 descriptor FIFOs. Asserted when associated quad word memory location is dirty. De-asserted when the associated memory location is cleaned by writing to corresponding dirty clear address.
4	BsiData	BSI data FIFO. Asserted when associated quad word memory location is dirty. De-asserted when the associated memory location is cleaned by writing to corresponding dirty clear address.
15:5	CompFifo[10:0]	Completion FIFOs. Asserted when associated completion FIFO has at least one entry. De-asserted when the associated completion FIFO is empty.

Table 21: DMA Controller Interrupt Mapping

2.5 Inbound Controller (ArmRceG3IbCntrl.vhd)

The inbound controller module is a sub-container within the DMA controller which contains the logic to support inbound PPI traffic. This includes the 4 inbound header engines, the 5 quad word FIFOs, the memory space dirty state tracking logic and an AXI write controller. The AXI write controller is the interface between the various write engines and the write interface of the AXI ACP processor bus.

2.5.1 Inbound Controller Interfaces

The generic ports for the inbound controller module are shown in table 22.

Value	Type Default	Description	
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 22: ArmRceG3IbCntrl Generics

The signal ports for the inbound controller module are shown in table 23. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiAcpSlaveWriteFromArm	AxiWriteSlaveType	1	In	AXI ACP bus write from ARM
axiAcpSlaveWriteToArm	AxiWriteMasterType	1	Out	AXI ACP bus write to ARM
dirtyFlag	Logic	5	Out	Dirty flag vector
dirtyFlagClrEn	Logic	1	In	Dirty flag clear enable
dirtyFlagClrSel	Logic	4	In	Dirty flag clear select
headerPtrWrite	Logic	4	In	Header pointer write enable
headerPtrData	Logic	36	In	Header pointer write data
fifoEnable	Logic	5	In	FIFO enable control
memBaseAddress	Logic	14	In	Memory base address
writeDmaCache	Logic	4	In	Write DMA cache configuration
ibHeaderClk	Logic	4	In	Inbound header FIFO clock
ibHeaderToFifo	IbHeaderToFifoType	4	In	Inbound header FIFO inputs
ibHeaderFromFifo	IbHeaderFromFifoType	4	Out	Inbound header FIFO outputs
qwordToFifo	QWordToFifoType	1	In	BSI Quad word FIFO input signals
qwordFromFifo	QWordFromFifoType	1	Out	BSI Quad word FIFO output signals

Table 23: ArmRceG3IbCntl Signals

A number of configuration values are included in the above interface list. The register configurable memBaseAddress vector is used as the upper 14 bits (31:18) of the inbound header data DMA transfers as well as the base address for the quad word FIFO memory space. The writeDmaCache vector is used as the value in the awcache field of the ACP processor bus interface during write transactions.

2.5.2 Inbound Controller Block Diagram

The block diagram of the inbound controller module is shown in figure 5. The following sub modules exist within the module and are described in greater detail later in this document:

- ArmRceG3IbHeaderFifo: Inbound header transfer FIFO and control logic (section 2.7)
- ArmRceG3IbQWordFifo: Inbound Quad Word FIFO and control logic (section 2.6)
- ArmRceG3AxiWriteCntl: AXI write controller (section 2.9)

The inbound controller module also contains dirty status logic which tracks the state of the OCM memory locations associated with the 5 quad word FIFO modules.




Figure 5: Inbound Controller Block Diagram

2.5.3 Quad Word FIFO Channels

The inbound controller contains 5 instances of the Quad Word FIFO module described in section 2.6. The assignment and destination memory address of each of these instances is shown in table 24.

Index	Name	Destination Address	Description
0	IbDesc0	memBaseAddress + 0x00	Inbound header 0 descriptor FIFO
1	IbDesc1	memBaseAddress + 0x08	Inbound header 1 descriptor FIFO
2	IbDesc2	memBaseAddress + 0x10	Inbound header 2 descriptor FIFO
3	IbDesc3	memBaseAddress + 0x18	Inbound header 3 descriptor FIFO
4	BsiData	memBaseAddress + 0x20	BSI data FIFO

Table 24: Quad Word FIFO Channels

The four inbound header descriptor FIFOs are populated when the inbound header engine (see section 2.7) completes a header transfer. The BSI data FIFO is populated when the IPMI controller writes a 32-bit word to the BSI shared memory over the management I2C bus (see section 2.15).

2.5.4 ACP Write ID Mapping

The ACP AXI interface only supports 8 independent transaction IDs. Since the inbound controller contains 5 potential masters, some IDs need to be shared. Table 25 shows the allocation of AXI IDs to the masters within the inbound controller. Only one master assigned to an ID can have an outstanding write transactions at any given time. Any other masters which share an ID with a master who has an outstanding transaction will not attempt to access the ACP bus until the outstanding transaction completes.

AXI ID	FIFO(s)	Function(s)
0	IbHeaderFifo0	Inbound header 0 engine
1	IbHeaderFifo1	Inbound header 1 engine
2	IbHeaderFifo2	Inbound header 2 engine
3	IbHeaderFifo3	Inbound header 3 engine
4	QWordFifo0 QWordFifo4	Inbound header 0 descriptor FIFO BSI FIFO
5	QWordFifo1	Inbound header 1 descriptor FIFO
6	QWordFifo2	Inbound header 2 descriptor FIFO
7	QWordFifo3	Inbound header 3 descriptor FIFO

Table 25: ACP Write ID Mapping

2.6 Quad Word FIFO Controller (ArmRceG3IbQWordFifo.vhd)

The quad word FIFO controller is a block of logic which serves as a 63-bit FIFO with direct access to the on chip memory (OCM) contained within the Zynq processor. Only 63 bits are available because the upper bit is used for handshaking between the quad word FIFO module and the software driver.

When an entry is available in the FIFO, the transfer state machine will check to see if the associated OCM memory space is clean or dirty as indicated by the 5-bit dirty vector managed by the inbound controller module. If the associated memory location is clean the transfer state machine will pull the 63-bit value from the FIFO and write it to the associated OCM memory location. Bit 64 of the memory location will be set to zero to indicate that the location has been updated.

All transactions generated by the quad word FIFO controller are a single 64-bit write transaction on the ACP bus. Once the write data portion of the transaction is completed the transfer state machine will release the AXI bus. The associated AXI ID will be marked busy while the state machine waits for the write transaction to be acknowledged by the AXI bus. When the write has completed the transfer state machine will clear the ID busy signal, mark the memory location as dirty and return to the idle state.

If enabled the dirty flag of the memory location will trigger a processor interrupt. Some time later, after accessing the associated memory location in OCM, software will clean the memory location by performing a write access to the associated address space. The transfer state machine will then transfer the next FIFO entry when available.

The FIFO logic will not operate until its associated fifoEnable signal is set via register access.

2.6.1 Quad Word FIFO Controller Interfaces

The generic ports for the quad word FIFO controller module are shown in table 26.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.
MEM_CHAN_G	positive	1	Assigned memory channel for 64-bit writes. 0 - 8.

Table 26: ArmRceG3IbQWordFifo Generics

The signal ports for the quad word FIFO controller module are shown in table 23. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiWriteToCntrl	AxiWriteToCntrlType	1	Out	Write structure from controller
axiWriteFromCntrl	AxiWriteFromCntrlType	1	In	Write structure to controller
memDirty	Logic	1	In	Memory dirty status
memDirtySet	Logic	1	Out	Memory dirty status set
writeDmaBusyOut	Logic	8	Out	Write channel is busy output
writeDmaBusyIn	Logic	8	In	Write channel is busy input
fifoEnable	Logic	1	In	FIFO enable control
writeDmaId	Logic	3	In	Assigned write channel
memBaseAddress	Logic	14	In	Memory base address
qwordToFifo	QWordToFifoType	1	In	Quad word FIFO input signals
qwordFromFifo	QWordFromFifoType	1	Out	Quad word FIFO output signals

Table 27: ArmRceG3IbQWordFifo Signals

2.6.2 Quad Word FIFO Block Diagram

The quad word FIFO module consists of a 72-bit wide by 512 entry deep input FIFO and a transfer state machine.




Figure 6: Quad Word FIFO Block Diagram

2.7 Inbound Header FIFO (ArmRceG3IbHeaderFifo.vhd)

The function of the inbound header FIFO module is to receive a PPI header and transfer it into on chip memory (OCM).

When data is available in the FIFO the transfer engine will exit the idle state and pull a free descriptor entry from the free list FIFO. The write address vector within the transfer engine is then preset with the sum of the `memBaseAddress` and offset address contained in the descriptor. The offset value in the descriptor must be aligned to a cache line boundary.

Each AXI bus transaction originated by the transfer engine is a fixed size containing 32 bytes of data. The transfer engine will wait until a 32-byte block of data is ready in the FIFO or the end of header (EOH) signal is detected. The transfer engine will request and release access to the AXI bus for each 32 byte write transaction. If the EOH is in a position short of the 32 byte boundary, the transfer engine will continue to write undefined data past the EOH location to the OCM.

When the entire frame has been transferred (as indicated by the EOH flag) the transfer engine will wait for all of the outstanding writes to complete. The transfer engine will then form a receive descriptor and write it to the associated inbound descriptor quad word FIFO. Along with the header length the type and mgmt flags from the received frame are included in the receive descriptor along with the error flag.

The inbound header FIFO will not operate if the associated `fifoEnable` configuration bit is not set.

2.7.1 Inbound Header FIFO Interfaces

The generic ports for the inbound header FIFO module are shown in table 28.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 28: ArmRceG3IbHeaderFifo Generics

The signal ports for the inbound header FIFO module are shown in table 29. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiWriteToCntrl	AxiWriteToCntrlType	1	Out	Write structure to controller
axiWriteFromCntrl	AxiWriteFromCntrlType	1	In	Write structure from controller
headerPtrWrite	Logic	1	In	Header pointer write enable
headerPtrData	Logic	36	In	Header pointer write data
fifoEnable	Logic	1	In	FIFO enable control
memBaseAddress	Logic	14	In	Memory base address
writeDmaId	Logic	3	In	Write DMA ID
qwordToFifo	QWordToFifoType	1	Out	Quad word FIFO output signals
qwordFromFifo	QWordFromFifoType	1	In	Quad word FIFO input signals
ibHeaderClk	Logic	1	In	Inbound header FIFO clock
ibHeaderToFifo	IbHeaderToFifoType	1	In	Inbound header FIFO input
ibHeaderFromFifo	IbHeaderFromFifoType	1	Out	Inbound header FIFO output

Table 29: ArmRceG3IbHeaderFifo Signals

2.7.2 Inbound Header FIFO Block Diagram

The inbound header FIFO module consists of a 72-bit wide by 512 entry deep input FIFO and a transfer state machine. A 36-bit x 512 entry FIFO is used for the inbound free list.




Figure 7: Inbound Header FIFO Block Diagram

2.7.3 Inbound Header Free List

The inbound header free list contains a pool of memory address to which incoming headers are to be transferred. This free list is populated by writing the allocated buffer address to the appropriate register

address. Since the upper data bits (35:32) of the free list FIFOs are not used only the base address for each FIFO is utilized. Each free list FIFO is capable of holding 511 free list entries.

The format of the receive free list entry is shown in table 30.

Bits	Name	Description
35:19	unused	ignored
17:3	address	This field contains the offset address to which the inbound frame will be transferred. This address is relative to the configured base address and must be cache line aligned.
2:0	address	Unused. The lower three address bits are assumed to be zero.

Table 30: Inbound Header Free List Entry

2.7.4 Inbound Header Receive Descriptor

When an inbound header is received the inbound header logic will pull an address from the free list and DMA the header data to the associated address. When the operation has completed a receive descriptor will be placed in the associated receive queue. The receive queue is implemented in a Quad Word FIFO described in section 2.6. The mapping of the quad word FIFOs are described in section 2.5.

The format of the receive queue descriptor is shown in table 31.

Bits	Name	Description
63	handshake	Set to zero by firmware when valid
62:61	unused	Always zero
60	error	This bit is set when the error bit was set on the inbound header. This state is only possible when the inbound PPI frame has no payload.
59:52	unused	Always zero
51	mgmt	mgmt field from inbound frame
50:48	htype	frame type field from inbound frame
47:40	unused	Always zero
39:32	length	Length of received header. One based length (1=1, 2=2) Specified in number of 64-bit quad words transferred.
31:18	unused	Always zero
17:3	address	This field contains the offset address to which the inbound frame was transferred. This address is relative to the configured base address and must be cache line aligned.
2:0	address	These bits are always zero.

Table 31: Inbound Header Receive Descriptor

2.7.5 Inbound Header Flow Control

The inbound header module asserts three flow control signals depending on the state of the input FIFO:

- Full = The FIFO is full, no free entries available.
- Almost Full = The FIFO is almost full with one free entry left.
- Partially Full = The FIFO has less than 255 entries (out of 512) available.

2.8 Inbound PPI Controller (ArmRceG3IbPpi.vhd)

The inbound PPI controller receives a complete PPI frame and separates the header from the payload. The header portion of the frame is forwarded to the associated inbound header controller module. Meanwhile payload portion of the frame is stored in a local FIFO. The internal state machine will wait until a inbound

PPI descriptor is available in the PPI control FIFO. This descriptor described in table 34 contains the information needed to transfer the PPI frame into processor memory. When the inbound DMA operation has completed, a completion descriptor is written to a targeted completion FIFO. The contents of this completion descriptor are detailed in table 35.

Each inbound PPI engine is attached to one of the four HP AXI write interfaces. This dedicated connection means that the inbound PPI engine can assume complete ownership of the interface. A simplified version of the AXI write controller (described in section 2.9) is instantiated in the module in order to simplify the state machine and improve timing performance. In order to ensure AXI bus efficiency all write transfers are a fixed size of 128 bytes. The write enable strobes are used to insure that only relevant payload data is written to memory and that the transfer never exceeds the maximum frame size as indicated by the receive control descriptor.

A byte realignment block is used to allow byte aligned transfer sizes and start addresses. The transfer size of the initial write block at the start of a new payload frame is adjusted in order to align the remaining transfers to 128 byte memory boundaries. This is done to ensure that none of the write transfers cross a 4-KByte boundary.

The inbound PPI engine does not have a mechanism to indicate errors on the incoming payload frame. If the PPI client indicates an error by asserting the ERR flag coincident with EOF or if the inbound payload frame overruns the allocated space, the error state is not communicated to the software layer.

2.8.1 Inbound PPI Controller Interfaces

The generic ports for the inbound PPI module are shown in table 32.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 32: ArmRceG3IbPpi Generics

The signal ports for the inbound PPI module are shown in table 33. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiHpSlaveWriteFromArm	AxiWriteSlaveType	1	In	AXI HP bus write from ARM
axiHpSlaveWriteToArm	AxiWriteMasterType	1	Out	AXI HP bus write to ARM
ibHeaderToFifo	IbHeaderToFifoType	1	Out	Inbound header FIFO outputs
ibHeaderFromFifo	IbHeaderFromFifoType	1	In	Inbound header FIFO inputs
ppiPtrWrite	Logic	1	In	PPI pointer write enable
ppiPtrData	Logic	36	In	PPI pointer write data
writeDmaCache	Logic	4	In	Write DMA cache configuration
compFromFifo	CompFromFifoType	1	Out	Completion FIFO outputs
compToFifo	CompToFifoType	1	In	Completion FIFO inputs
ibPpiClk	Logic	1	In	Inbound PPI clocks
ibPpiToFifo	IbPpiToFifoType	1	In	Inbound PPI input signals
ibPpiFromFifo	IbPpiFromFifoType	1	Out	Inbound PPI outout signals

Table 33: ArmRceG3IbPpi Signals

2.8.2 Inbound PPI Controller Block Diagram

The inbound PPI controller module consists of a header receive engine which separates the incoming PPI frame into header and payload portions. The payload portion of the frame is stored in a 72-bit wide by 512 deep payload FIFO. Receive descriptors are buffered in 36-bit by 512 entry FIFO. A transfer

state machine controls the transfer of the input FIFO data to the Arm processor memory space. An ArmRceG3AxiWriteCntl (see section 2.9) block serves as the bridge between the transfer state machine and the HP AXI bus. A 36-bit by 16 entry FIFO serves as a staging FIFO for completion records.




Figure 8: Inbound PPI Controller Block Diagram

2.8.3 Inbound PPI Receive Control

When software wishes to initiate the reception of an inbound PPI payload it will write a receive control descriptor to the inbound PPI control FIFO. The receive control descriptor requires three separate writes to the associated FIFO. Bits 35:32 of the FIFO entry are generated by adjusting offset address within the FIFO address space.

The format of the inbound PPI receive control descriptor is shown in table 34.

DWord	Bits	Name	Description
0	35:33	unused	ignored
0	32	IbDrop	Set this bit to discard frame
0	31:0	IbAddr	Inbound frame destination address
1	35:33	unused	ignored
1	32	CompEn	Set this bit to enable completion record generation
1	31:0	MaxLength	Maximum length for inbound frame
2	35:32	CompIndex	Completion FIFO selection index. Valid values are 0 - 11.
2	31:0	CompId	Id value for completion record

Table 34: Inbound PPI Receive Descriptor

2.8.4 Inbound PPI Receive Completion Record

When the inbound frame DMA operation is completed, the inbound PPI engine has the ability to add a completion record to one of the 11 completion FIFOs. The CompEn bit in the inbound receive control descriptor determines if a completion record is generated and the CompIndex field determines which of the 11 FIFOs to route the completion record to. The value written to the completion record is defined in the CompId field of the inbound receive control record. When the IbDrop bit is set a completion record is not generated.

The format of the receive completion record is shown in table 35.

Bits	Name	Description
31:0	CompId	Completion ID field from receive descriptor.

Table 35: Inbound PPI Receive Completion Descriptor

2.8.5 Inbound PPI Flow Control

The inbound PPI module will assert the pause signal to the PPI client firmware when the inbound frame FIFO has less than 255 entries (out of 512) available. The pause signal will also be asserted when the associated inbound header FIFO also has less than 255 entries (out of 512) available.

2.9 AXI Write Controller (ArmRceG3AxiWriteCntl.vhd)

The AXI write control module serves two purposes. The first is to provide arbitration between AXI masters in cases where more than one write source is attached to a shared AXI bus. The second is to provide address and data FIFOs between the attached write state machine and the processor's AXI interface. This simplifies the implementation of the attached state machine and decouples the AXI interface flow control handshaking from the bursting nature of the attached write state machines.

The AXI write controller supports two modes of operation. The first supports 9 separate write masters when used in the inbound controller block (see section 2.5). The second supports a single master when used in the inbound PPI controller (see section 2.8). When only master is attached the arbitration stage is optimized away to reduce latency.

2.9.1 AXI Write Controller Interfaces

The generic ports for the AXI write controller module are shown in table 36.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.
CHAN_CNT_G	positive	1	Number of write master channels. 1 or 9.

Table 36: ArmRceG3AxiWriteCntl Generics

The signal ports for the AXI write controller module are shown in table 37. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiSlaveWriteFromArm	AxiWriteSlaveType	1	In	AXI bus write from ARM
axiSlaveWriteToArm	AxiWriteMasterType	1	Out	AXI bus write to ARM
writeDmaCache	Logic	4	In	Write DMA cache configuration
axiWriteToCntl	AxiWriteToCntlType	CHAN_CNT_G	In	Write structure to master
axiWriteFromCntl	AxiWriteFromCntlType	CHAN_CNT_G	Out	Write structure from master

Table 37: ArmRceG3AxiWriteCntl Signals

2.9.2 Axi Write Controller Block Diagram

The AXI write controller contains an arbitration block which selects between one of 9 possible AXI masters. Address data and write data are buffered in separate 36-bit x 512 entry FIFOs. Address and data engines convert the address and data FIFO entries into transactions on the AXI bus.




Figure 9: Axi Write Controller Block Diagram

2.10 Outbound Controller (ArmRceG3ObCntrl.vhd)

The outbound controller module is a wrapper that contains four instances of the outbound header FIFO block and a single instances of the AXI read control block.

2.10.1 Outbound Controller Interfaces

The generic ports for the outbound controller module are shown in table 38.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 38: ArmRceG3ObCntrl Generics

The signal ports for the outbound controller module are shown in table 39. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiAcpSlaveReadFromArm	AxiReadSlaveType	1	In	AXI ACP bus write from ARM
axiAcpSlaveReadToArm	AxiReadMasterType	1	Out	AXI ACP bus write to ARM
headerPtrWrite	Logic	4	In	Header pointer write enable
headerPtrData	Logic	36	In	Header pointer write data
freePtrSel	Logic	3	In	Free list read select.
freePtrData	Logic	32	Out	Free list read data.
freePtrRd	Logic	1	In	Free list read enable.
freePtrRdValid	Logic	1	Out	Free list read data valid.
memBaseAddress	Logic	14	In	Memory base address
fifoEnable	Logic	4	In	FIFO enable control
readDmaCache	Logic	4	In	Read DMA cache configuration
obHeaderToFifo	ObHeaderToFifoType	4	In	Outbound header FIFO inputs
obHeaderFromFifo	ObHeaderFromFifoType	4	Out	Outbound header FIFO outputs

Table 39: ArmRceG3ObCntrl Signals

2.10.2 Outbound Controller Block Diagram

The block diagram of the outbound controller module is shown in figure 10. The following sub modules exist within the module and are described in greater detail later in this document:

- ArmRceG3ObHeaderFifo: Inbound header transfer FIFO and control logic (section 2.7)
- ArmRceG3AxiReadCntrl: AXI write controller (section 2.9)

The outbound controller module also contains 4 outbound free list FIFOs.




Figure 10: Outbound Controller Block Diagram

2.11 Outbound Header FIFO (ArmRceG3ObHeaderFifo.vhd)

The function of the outbound header FIFO module is to transfer PPI header data from OCM to the outbound PPI module (see section 2.12).

The transfer is started when software writes a transmit descriptor to the transmit list FIFO. The transfer state machine will then exit the idle state, pull the offset address and length from the transmit descriptor and begin reading from the OCM. Each read request is a fixed size of 32-bytes of data regardless of the length. The outbound transfer state machine will queue as many read requests as it has space left in its outbound FIFO. Anytime the transfer engine pauses for flow control it will release control of the AXI bus allowing it to be re-arbitrated.

When the transmission operation is complete the offset address from the transmit descriptor will be placed back on the free list.

The outbound header FIFO will not operate if the associated fifoEnable configuration bit is not set.

2.11.1 Outbound Header FIFO Interfaces

The generic ports for the outbound header FIFO module are shown in table 40.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 40: ArmRceG3ObHeaderFifo Generics

The signal ports for the outbound header FIFO module are shown in table 41. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiReadToCntrl	AxiReadToCntrlType	1	Out	Read structure to controller
axiReadFromCntrl	AxiReadFromCntrlType	1	In	Read structure from controller
headerPtrWrite	Logic	1	In	Header pointer write enable
headerPtrData	Logic	36	In	Header pointer write data
freePtrWrite	Logic	1	Out	Header free list write
freePtrData	Logic	32	Out	Header free list data
memBaseAddress	Logic	14	In	Memory base address
fifoEnable	Logic	1	In	FIFO enable control
headerReadDmaId	Logic	3	In	Header read DMA ID
obHeaderToFifo	ObHeaderToFifoType	1	In	Outbound header FIFO inputs
obHeaderFromFifo	ObHeaderFromFifoType	1	Out	Outbound header FIFO outputs

Table 41: ArmRceG3ObHeaderFifo Signals

2.11.2 Outbound Header FIFO Block Diagram

The outbound header FIFO module consists of a 72-bit wide by 512 entry deep input FIFO and a transfer state machine. A 36-bit x 512 entry FIFO is used for outbound transmit control.




Figure 11: Outbound Header FIFO Block Diagram

2.11.3 Outbound Header Free List

Each of the outbound header FIFOs provide a descriptor free list. This free list is implemented in a local FIFO which is read over the local bus. At startup the software will populate the free list by submitting transmit descriptors with the transfer bit set (described in section 2.11.4). During normal operation the software will pull a free transmit buffer from the free list and provide it to the header engine as part of the transmit descriptor. When the transmit operation has completed the address will be returned to the free list.

The format of the outbound free list entry is shown in table 42.

Bits	Name	Description
31	valid	Bit to indicate if read entry is valid.
30:18	unused	Read as zero.
17:3	address	This field contains the offset address for the outbound header free list. This address is relative to the configured base address and must be cache line aligned.
2:0	address	These bits are always zero.

Table 42: Outbound Header Free List Entry

2.11.4 Outbound Header Transmit Descriptor

An outbound header transmission is started by writing a descriptor to the appropriate header transmit FIFO. Since the upper data bits (35:32) of the transmit FIFOs are not used only the base address per each FIFO is utilized. Each transmit FIFO is capable of holding 511 free list entries. The format of the transmit header descriptor is shown in table 43.

Bits	Name	Description
31	unused	unused bit
30	transfer	When this bit is set the passed address will be passed directly to the free list without data transmission.
29	mgmt	mgmt field for outbound frame
28:26	htype	frame type field for outbound frame
25:18	length	Length of header portion of outbound frame. One based length (1=1, 2=2) Specified in number of 64-bit quad words to transfer.
17:3	address	This field contains the offset address for the outbound header transmission. This address is relative to the configured base address and must be cache line aligned.
2:0	address	These bits are always zero.

Table 43: Outbound Header Transmit Descriptor

When the outbound header transmission has completed the address will be returned to the outbound header free list Quad Word FIFO.

2.12 Outbound PPI Controller (ArmRceG3ObPpi.vhd)

The outbound PPI controller transmits a complete PPI frame by first forwarding the contents of the outbound header FIFO and attaching an optional payload. The last 4 32-bit words contained in the header received from the outbound header FIFO are used as a PPI transmit descriptor and are not included as part of the outbound frame. The contents of this descriptor are described in table 46. When the outbound DMA operation has completed, a completion descriptor is written to a targeted completion FIFO. The contents of this completion descriptor are detailed in table 47.

Each outbound PPI engine is attached to one of the four HP AXI read interfaces. This dedicated connection means that the outbound PPI engine can assume complete ownership of the interface. A simplified version of the AXI read controller (described in section 2.13) is instantiated in the module in order to simplify the state machine and improve timing performance. In order to ensure AXI bus efficiency all read transfers are a fixed size of 128 bytes.

A byte realignment block is used to allow byte aligned transfer sizes and start addresses. The transfer size of the initial read block at the start of a new payload frame is adjusted in order to align the remaining transfers to 128 byte memory boundaries. This is done to ensure that none of the read transfers cross a 4-KByte boundary.

2.12.1 Outbound PPI Controller Interfaces

The generic ports for the outbound PPI module are shown in table 44.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 44: ArmRceG3ObPpi Generics

The signal ports for the outbound PPI module are shown in table 45. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiHpSlaveReadFromArm	AxiReadSlaveType	1	In	AXI HP bus write from ARM
axiHpSlaveReadToArm	AxiReadMasterType	1	Out	AXI HP bus write to ARM
obHeaderToFifo	ObHeaderToFifoType	1	Out	Outbound header FIFO outputs
obHeaderFromFifo	ObHeaderFromFifoType	1	In	Outbound header FIFO inputs
readDmaCache	Logic	4	In	Read DMA cache configuration
compFromFifo	CompFromFifoType	1	Out	Completion FIFO outputs
compToFifo	CompToFifoType	1	In	Completion FIFO inputs
obPpiClk	Logic	1	In	Outbound PPI clocks
obPpiToFifo	ObPpiToFifoType	1	In	Outbound PPI input signals
obPpiFromFifo	ObPpiFromFifoType	1	Out	Outbound PPI outout signals

Table 45: ArmRceG3ObPpi Signals

2.12.2 Outbound PPI Block Diagram

The outbound PPI controller module consists of a transfer state machine which is bridged to the AXI bus using an ArmRceG3AxiReadCntl (see section 2.9) module. Transmit control descriptors are buffered using a 36-bit x 512 entry transmit control FIFO. Outbound data is buffered in a 72-bit x 512 entry FIFO. A 36-bit by 16 entry FIFO serves as a staging FIFO for completion records.




Figure 12: Outbound PPI Block Diagram

2.12.3 Outbound PPI Transmit Control

Outbound PPI frame transmission is controlled by the last four 32-bit dual words in the outbound PPI header frame. These four words are form the outbound PPI transmit descriptor and are not included in the outbound frame.

The format of the outbound PPI transmit control descriptor is shown in table 46.

DWord	Bits	Name	Description
0	31:0	ObAddr	Outbound frame source address
1	31:0	ObLength	Length of outbound frame in bytes
2	31:0	CompId	Id value for completion record
3	31:6	unused	ignored
3	5	ObEmpty	Set this bit to indicate that frame payload is empty.
3	4	CompEn	Set this bit to enable completion record generation
3	3:0	CompIndex	Completion FIFO selection index. Valid values are 0 - 11.

Table 46: Outbound PPI Transmit Descriptor

2.12.4 Outbound PPI Transmit Completion Record

When the outbound frame DMA operation is completed, the outbound PPI engine has the ability to add a completion record to one of the 11 completion FIFOs. The CompEn bit in the outbound transmit control descriptor determines if a completion record is generated and the CompIndex field determines which of the 11 FIFOs to route the completion record to. The value written to the completion record is defined in the CompId field of the outbound transmit control record.

The format of the receive completion record is shown in table 47.

Bits	Name	Description
31:0	CompId	Completion ID field from transmit descriptor.

Table 47: Outbound PPI Transmit Completion Descriptor

2.13 AXI Read Controller (ArmRceG3AxiReadCntl.vhd)

Similar to the AXI write control module, the AXI read controller provides arbitration between AXI masters in cases where more than one read source is attached to a shared AXI bus. It also provides an address FIFO between the attached read state machine and the processor's AXI interface. Returned read data is first passed to a FIFO to decouple flow control which may be originated by the attached read state machine(s) from the signals on the AXI bus interface.

The AXI read controller supports two modes of operation. The first supports 4 separate write masters when used in the outbound controller block (see section 2.5). The second supports a single master when used in the in the outbound PPI controller (see section 2.12). When only master is attached the arbitration stage is optimized away to reduce latency.

2.13.1 AXI Read Controller Interfaces

The generic ports for the AXI read controller module are shown in table 48.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.
CHAN_CNT_G	positive	1	Number of read master channels. 1 or 4.

Table 48: ArmRceG3AxiReadCntl Generics

The signal ports for the AXI read controller module are shown in table 49. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
axiSlaveReadFromArm	AxiReadSlaveType	1	In	AXI bus read from ARM
axiSlaveReadToArm	AxiReadMasterType	1	Out	AXI bus read to ARM
readDmaCache	Logic	4	In	Read DMA cache configuration
axiReadToCntrl	AxiReadToCntrlType	CHAN_CNT_G	In	Read structure to master
axiReadFromCntrl	AxiReadFromCntrlType	CHAN_CNT_G	Out	Read structure from master

Table 49: ArmRceG3AxiReadCntrl Signals

2.13.2 Axi Read Controller Block Diagram

The AXI read controller contains an arbitration block which selects between one of 4 possible AXI masters. Address data is buffered in a 36-bit x 512 entry FIFO. An address engines converts the address into transactions on the AXI bus.




Figure 13: Axi Read Controller Block Diagram

2.14 DMA Completion FIFO Controller (ArmRceG3DmaComp.vhd)

The purpose of the DMA completion FIFO controller is to accept completion records from the four inbound PPI engines and the four outbound PPI engines. Each of the PPI engines has the ability to direct its completion entries to one of 11 completion FIFOs. Each completion entry is treated independently and can be targeted to a different completion FIFO than other completion entries from the same source.

When a completion FIFOs is non-empty it asserts a ready status bit which can be read over the AXI bus and be configured to trigger an interrupt. The mapping of the 11 completion FIFOs to interrupts is described earlier in this document in table 21. The contents of the completion FIFOs are read over the AXI bus. When software reads from the address associated with a completion FIFO the entry at the head of the queue is returned to software and the contents of the FIFO are advanced.

The completion engine works by iterating through each of the 8 possible sources, one per clock cycle. When a particular source is selected the completion record is examined and the destination ID is determined. If the requested destination FIFO is not full the completion entry will then be moved to the selected completion FIFO.

2.14.1 DMA Completion Mover Interfaces

The generic ports for the DMA completion mover are shown in table 50.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 50: ArmRceG3DmaComp Generics

The signal ports for the DMA completion mover are shown in table 51. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI interface clock
axiClkRst	Logic	1	In	AXI interface reset
compFromFifo	CompFromFifoType	8	In	Completion FIFO inputs
compToFifo	CompToFifoType	8	Out	Completion FIFO outputs
compFifoSel	Logic	4	In	FIFO read selection
compFifoRd	Logic	1	In	FIFO read strobe
compFifoData	Logic	32	Out	FIFO read data
compFifoValid	Logic	1	Out	FIFO read data valid
compInt	Logic	11	Out	FIFO ready interrupts

Table 51: ArmRceG3DmaComp Signals

2.14.2 DMA Completion Block Diagram

The DMA completion module consists of a completion engine which transfers data from a series of small inbound header and outbound header completion FIFOs to one of 9 independent 36-bit x 512 entry completion FIFOs. A read control block allows the 9 completion to be read from the local bus.




Figure 14: DMA Completion Block Diagram

2.15 I2C Controller (ArmRceG3I2c.vhd)

The I2C controller block supports the BSI operation by providing a message path between the CPU software and the management I2C bus. Anytime a byte is written over the I2C bus the appropriate entry in the I2C BRAM is updated with the data contained in the write. When a complete 32-bit word is written the FIFO writer block will place the 32-bit value along with the target address in the BSI quad word FIFO.

A 32-bit value is written over the I2C bus by writing the least significant byte first (offset address 0), followed by the second byte (offset 1) and third byte (offset 2). When the finally byte (offset 3) is written it's value is combined with the previous three received bytes and added to the quad word FIFO. Software also has the ability to directly read and write the I2C BRAM.

The I2C management controller may poll the flow control state of the BSI FIFO by reading from offset address 0x800.

2.15.1 I2C Controller Interfaces

The generic ports for the I2C controller are shown in table 52.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 52: ArmRceG3I2c Generics

The signal ports for the I2C controller are shown in table 53. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
axiClk	Logic	1	In	AXI bus clock output
axiClkRst	Logic	1	In	AXI bus clock reset
localBusMaster	LocalBusMasterType	1	In	Local bus input
localBusSlave	LocalBusSlaveType	1	Out	Local bus output
bsiToFifo	QWordToFifoType	1	Out	BSI FIFO output signals
bsiFromFifo	QWordFromFifoType	1	In	BSI FIFO input signals
i2cSda	Logic	1	inout	BSI I2C slave data
i2cScl	Logic	1	inout	BSI I2C slave clock

Table 53: ArmRceG3I2c Signals

2.15.2 I2C Controller Block Diagram

The I2c controller module consists of a I2C slave core which converts I2c bus accesses to local byte transfers. A 2Kbyte dual port block ram allows read and write access from either the local bus or the I2C bus. A FIFO write module converts I2C write access to quad word FIFO writes.




Figure 15: I2C Controller Block Diagram

2.15.3 Local Bus Address Space

RCE software may access the contents of the 2K I2C block ram in the address space 0x8400_0000 - 0x8400_07FC.

2.15.4 I2C Bus Address Space

The I2C controller may access the contents of the 2K I2C block ram in the address space 0x00 - 0x7FF. The BSI Quad Word almost full status appears in bit 0 at address 0x800. The I2C bus address of the slave device is 0x49.

2.16 CPU Interface Module (ArmRceG3Cpu.vhd)

The CPU interface module is a wrapper to the processor_system7_v4_02a core provided from Xilinx. The interfaces used in the ARM RCE generation 3 core are converted to record types. Unused interfaces are terminated with constants.

Further information and documentation for the processor_system7 core can be found on the Xilinx website at:

http://www.xilinx.com/products/intellectual-property/processing_system7.htm

2.16.1 CPU Interfaces

The generic ports for the CPU core module are shown in table 54.

Value	Type	Default	Description
TPD_G	time	1 ns	Synchronous signal delay value for simulation.

Table 54: ArmRceG3Cpu Generics

The signal ports for the I2C controller are shown in table 55. Any records referenced in this table are described in detail in section 3.

Signal	Type	Width	Direction	Description
fcIkClk3	Logic	1	Out	CPU function clock output 3
fcIkClk2	Logic	1	Out	CPU function clock output 2
fcIkClk1	Logic	1	Out	CPU function clock output 1
fcIkClk0	Logic	1	Out	CPU function clock output 0
fcIkRst3	Logic	1	Out	CPU function clock reset 3
fcIkRst2	Logic	1	Out	CPU function clock reset 2
fcIkRst1	Logic	1	Out	CPU function clock reset 1
fcIkRst0	Logic	1	Out	CPU function clock reset 0, 100Mhz
axiClk	Logic	1	In	Common AXI clock
armInt	Logic	16	In	Interrupt vector
axiGpMasterReset	Logic	2	Out	GP master port resets
axiGpMasterWriteFromArm	AxiWriteMasterType	2	Out	GP master AXI bus read from ARM
axiGpMasterWriteToArm	AxiWriteSlaveType	2	In	GP master AXI bus read to ARM
axiGpMasterReadFromArm	AxiReadMasterType	2	Out	GP master AXI bus read from ARM
axiGpMasterReadToArm	AxiReadSlaveType	2	In	GP master AXI bus read to ARM
axiGpSlaveReset	Logic	2	In	GP slave port resets
axiGpSlaveWriteFromArm	AxiWriteSlaveType	2	Out	GP slave AXI bus read from ARM
axiGpSlaveWriteToArm	AxiWriteMasterType	2	In	GP slave AXI bus read to ARM
axiGpSlaveReadFromArm	AxiReadSlaveType	2	Out	GP slave AXI bus read from ARM
axiGpSlaveReadToArm	AxiReadMasterType	2	In	GP slave AXI bus read to ARM
axiAcpSlaveReset	Logic	1	In	ACP slave port reset
axiAcpSlaveWriteFromArm	AxiWriteSlaveType	1	Out	ACP slave AXI bus read from ARM
axiAcpSlaveWriteToArm	AxiWriteMasterType	1	In	ACP slave AXI bus read to ARM
axiAcpSlaveReadFromArm	AxiReadSlaveType	1	Out	ACP slave AXI bus read from ARM
axiAcpSlaveReadToArm	AxiReadMasterType	1	In	ACP slave AXI bus read to ARM
axiHpSlaveReset	Logic	4	In	HP slave port resets
axiAcpSlaveWriteFromArm	AxiWriteSlaveType	4	Out	HP slave AXI bus read from ARM
axiAcpSlaveWriteToArm	AxiWriteMasterType	4	In	HP slave AXI bus read to ARM
axiAcpSlaveReadFromArm	AxiReadSlaveType	4	Out	HP slave AXI bus read from ARM
axiAcpSlaveReadToArm	AxiReadMasterType	4	In	HP slave AXI bus read to ARM
ethFromArm	EthFromArmType	2	Out	Ethernet port outputs
ethToArm	EthToArmType	2	In	Ethernet port inputs

Table 55: ArmRceG3Cpu Signals

3 VHDL Record Definitions

This section of the document describes the record types that are used in the ARM RCE Generation 3 Core Module as defined in the VHDL source file `ArmRceG3Pkg.vhd`. All defined record types include an array type (Vector) and an initialization constant (Init). An example the record type `AxiReadSlaveType` defines a record type, `AxiReadSlaveVector` can be used to create an array of `AxiReadSlaveType` types and `AxiReadSlaveInit` can be used to initialize an `AxiReadSlaveType` signal or variable.

3.1 AxiReadMasterType

The `AxiReadMasterType` record is used as an output from the Zynq processor read channel master for a specific AXI port. This generic record can be used for the two GP master ports, the two GP slave ports, the ACP slave port and the four HP ports supported by the Xilinx Zynq architecture. The `AxiReadMasterInit` constant can be used to initialize the record and the sub-type `AxiReadMasterVector` allows an array of this type to be created.

```

type AxiReadMasterType is record

    -- Read Address channel
    arvalid      : sl;                -- Address valid
    araddr       : slv(31 downto 0); -- Address
    arid         : slv(11 downto 0); -- Channel ID
                                   -- 12 bits for master GP
                                   -- 6 bits for slave GP
                                   -- 3 bits for ACP
                                   -- 6 bits for HP
    arlen        : slv(3 downto 0); -- Transfer count, 0x0=1, 0xF=16
    arsize       : slv(2 downto 0); -- Bytes per transfer, 0x0=1, 0x7=8
    arburst      : slv(1 downto 0); -- Burst Type
                                   -- 0x0 = Fixed address
                                   -- 0x1 = Incrementing address
                                   -- 0x2 = Wrap at cache boundary
    arlock       : slv(1 downto 0); -- Lock control
                                   -- 0x0 = Normal access
                                   -- 0x1 = Exclusive access
                                   -- 0x2 = Locked access
    arprot       : slv(2 downto 0); -- Protection control
                                   -- Bit 0 : 0 = Normal, 1 = Privileged
                                   -- Bit 1 : 0 = Secure, 1 = Non-secure
                                   -- Bit 2 : 0 = Data access, 1 = Instruction
    arcache      : slv(3 downto 0); -- Cache control
                                   -- Bit 0 : Bufferable
                                   -- Bit 1 : Cachable
                                   -- Bit 2 : Read allocate enable
                                   -- Bit 3 : Write allocate enable
    arqos        : slv(3 downto 0); -- Xilinx specific, see UG585
    aruser       : slv(4 downto 0); -- ACP only, Xilinx specific, see UG585

    -- Read data channel
    rready       : sl;                -- Master is ready for data

    -- Control
    rdissuicap1_en : sl;                -- HP only, Xilinx specific, see UG585

end record;

```


3.2 AxiReadSlaveType

The AxiReadSlaveType record is used as an output from the Zynq processor read channel slave for a specific AXI port. This generic record can be used for the two GP master ports, the two GP slave ports, the ACP slave port and the four HP ports supported by the Xilinx Zynq architecture. The AxiReadSlaveInit constant can be used to initialize the record and the sub-type AxiReadSlaveVector allows an array of this type to be created.

```

type AxiReadSlaveType is record

    -- Read Address channel
    arready : sl;                -- Slave is ready for address

    -- Read data channel
    rdata   : slv(63 downto 0); -- Read data from slave
                                -- 32 bits for GP ports
                                -- 64 bits for other ports
    rlast   : sl;                -- Read data last strobe
    rvalid  : sl;                -- Read data is valid
    rid     : slv(11 downto 0); -- Read data ID
                                -- 12 for master GP
                                -- 6 for slave GP
                                -- 3 for ACP
                                -- 6 for HP
    rresp   : slv(1  downto 0); -- Read data result
                                -- 0x0 = Okay
                                -- 0x1 = Exclusive access okay
                                -- 0x2 = Slave indicated error
                                -- 0x3 = Decode error

    -- Status
    racount : slv(2  downto 0); -- HP only, Xilinx specific, see UG585
    rcount  : slv(7  downto 0); -- HP only, Xilinx specific, see UG585

end record;

```

3.3 AxiWriteMasterType

The AxiWriteMasterType record is used as an output from the Zynq processor write channel master for a specific AXI port. This generic record can be used for the two GP master ports, the two GP slave ports, the ACP slave port and the four HP ports supported by the Xilinx Zynq architecture. The AxiWriteMasterInit constant can be used to initialize the record and the sub-type AxiWriteMasterVector allows an array of this type to be created.

```

type AxiWriteMasterType is record

    -- Write address channel
    awvalid      : sl;                -- Write address is valid
    awaddr       : slv(31 downto 0); -- Write address
    awid         : slv(11 downto 0); -- Channel ID
                                -- 12 bits for master GP
                                -- 6  bits for slave GP
                                -- 3  bits for ACP
                                -- 6  bits for HP
    awlen        : slv(3  downto 0); -- Transfer count, 0x0=1, 0xF=16
    awsize       : slv(2  downto 0); -- Bytes per transfer, 0x0=1, 0x7=8

end record;

```

```

awburst      : slv(1  downto 0); -- Burst Type
                                -- 0x0 = Fixed address
                                -- 0x1 = Incrementing address
                                -- 0x2 = Wrap at cache boundary
awlock       : slv(1  downto 0); -- Lock control
                                -- 0x0 = Normal access
                                -- 0x1 = Exclusive access
                                -- 0x2 = Locked access
arprot       : slv(2  downto 0); -- Protection control
                                -- Bit 0 : 0 = Normal, 1 = Priveleged
                                -- Bit 1 : 0 = Secure, 1 = Non-secure
                                -- Bit 2 : 0 = Data access, 1 = Instruction
awcache      : slv(3  downto 0); -- Cache control
                                -- Bit 0 : Bufferable
                                -- Bit 1 : Cachable
                                -- Bit 2 : Read allocate enable
                                -- Bit 3 : Write allocate enable
awqos        : slv(3  downto 0); -- Xilinx specific, see UG585
awuser       : slv(4  downto 0); -- ACP only, Xilinx specific, see UG585

-- Write data channel
wdata        : slv(63 downto 0); -- Write data
                                -- 32-bits for master and slave GP
                                -- 64-bit for others
wlast        : sl;               -- Write data is last
wvalid       : sl;               -- Write data is valid
wstrb        : slv(7  downto 0); -- Write enable strobes
                                -- 4-bits for master and slave GP
                                -- 8-bits for others
wid          : slv(11 downto 0); -- Channel ID
                                -- 12 bits for master GP
                                -- 6  bits for slave GP
                                -- 3  bits for ACP
                                -- 6  bits for HP

-- Write ack channel
bready       : sl;               -- Write master is ready for status

-- Control
wrissuecap1_en : sl;             -- HP only, Xilinx specific, see UG585

end record;
```

3.4 AxiWriteSlaveType

The AxiWriteSlaveType record is used as an output from the Zynq processor write channel slave for a specific AXI port. This generic record can be used for the two GP master ports, the two GP slave ports, the ACP slave port and the four HP ports supported by the Xilinx Zynq architecture. The AxiWriteSlaveInit constant can be used to initialize the record and the sub-type AxiWriteSlaveVector allows an array of this type to be created.

```

type AxiWriteSlaveType is record

  -- Write address channel
  awready : sl;               -- Write slave is ready for address
```

```

-- Write data channel
wready : sl; -- Write slave is ready for data

-- Write ack channel
bresp : slv(1 downto 0); -- Write access status
-- 0x0 = Okay
-- 0x1 = Exclusive access okay
-- 0x2 = Slave indicated error
-- 0x3 = Decode error
bvalid : sl; -- Write status valid
bid : slv(11 downto 0); -- Channel ID
-- 12 bits for master GP
-- 6 bits for slave GP
-- 3 bits for ACP
-- 6 bits for HP

-- Status
wacount : slv(5 downto 0); -- HP only, Xilinx specific, see UG585
wcount : slv(7 downto 0); -- HP only, Xilinx specific, see UG585

end record;
```

3.5 LocalBusMasterType

The LocalBusMasterType record is used as an output of the Local Bus Controller (Section 2.2) to support read and write access to local registers and FIFOs. The LocalBusMasterInit constant can be used to initialize the record and the sub-type LocalBusMasterVector allows an array of this type to be created.

```

type LocalBusMasterType is record
  addr : slv(31 downto 0); -- read/write address
  readEnable : sl; -- Read enable pulse
  writeEnable : sl; -- Write enable pulse
  writeData : slv(31 downto 0); -- Write data
end record;
```

3.6 LocalBusSlaveType

The LocalBusSlaveType record is used as an input to the Local Bus Controller (Section 2.2) to support read return data from local registers and FIFOs. The LocalBusSlaveInit constant can be used to initialize the record and the sub-type LocalBusSlaveVector allows an array of this type to be created.

```

type LocalBusSlaveType is record
  readValid : sl; -- Read data valid pulse
  readData : slv(31 downto 0); -- Read data
end record;
```

3.7 AxiWriteToCntrlType

The AxiWriteToCntrlType record is used as an input to the AXI Write Controller (Section 2.9) which serves as a bridge between AXI masters and the AXI busses. The AxiWriteToCntrlInit constant can be used to initialize the record and the sub-type AxiWriteToCntrlVector allows an array of this type to be created.

```

type AxiWriteToCntrlType is record
  req : sl; -- Write controller request
```

```

    address : slv(31 downto 3); -- Upper bits of write address
    avalid  : sl;               -- Write address is valid
    id      : slv(2  downto 0); -- Write ID
    length  : slv(3  downto 0); -- Transfer count, 0x0=1, 0xF=16
    data    : slv(63 downto 0); -- Write data
    dvalid  : sl;               -- Write data valid
    dstrobe : slv(7  downto 0); -- Write enable strobes, 1 per byte
    last    : sl;               -- Write data is last
end record;
```

3.8 AxiWriteFromCntrlType

The AxiWriteFromCntrlType record is used as an output from the AXI Write Controller (Section 2.9) which serves as a bridge between AXI masters and the AXI busses. The AxiWriteFromCntrlInit constant can be used to initialize the record and the sub-type AxiWriteFromCntrlVector allows an array of this type to be created.

```

type AxiWriteFromCntrlType is record
    gnt      : sl;               -- Write controller grant
    afull    : sl;               -- Write controller almost full
    bresp     : slv(1 downto 0); -- Write response data
                                -- 0x0 = Okay
                                -- 0x1 = Exclusive access okay
                                -- 0x2 = Slave indicated error
                                -- 0x3 = Decode error
    bvalid    : sl;               -- Write response valid
end record;
```

3.9 AxiReadToCntrlType

The AxiReadToCntrlType record is used as an input to the AXI Read Controller (Section 2.13) which serves as a bridge between AXI masters and the AXI busses. The AxiReadToCntrlInit constant can be used to initialize the record and the sub-type AxiReadToCntrlVector allows an array of this type to be created.

```

type AxiReadToCntrlType is record
    req      : sl;               -- Read controller request
    address  : slv(31 downto 3); -- Upper bits of read address
    avalid   : sl;               -- Read address is valid
    id       : slv(2  downto 0); -- Read ID
    length   : slv(3  downto 0); -- Transfer count, 0x0=1, 0xF=16
    afull    : sl;               -- Read requester is almost full
end record;
```

3.10 AxiReadFromCntrlType

The AxiReadFromCntrlType record is used as an output from the AXI Read Controller (Section 2.13) which serves as a bridge between AXI masters and the AXI busses. The AxiReadFromCntrlInit constant can be used to initialize the record and the sub-type AxiReadFromCntrlVector allows an array of this type to be created.

```

type AxiReadFromCntrlType is record
    gnt      : sl;               -- Read controller grant
    afull    : sl;               -- Read controller is almost full
    rdata    : slv(63 downto 0); -- Read data
    rlast    : sl;               -- Read data last
end record;
```

```

    rvalid : sl;          -- Read data valid
    rresp  : slv(1 downto 0); -- Read data result
                                -- 0x0 = Okay
                                -- 0x1 = Exclusive access okay
                                -- 0x2 = Slave indicated error
                                -- 0x3 = Decode error
end record;

```

3.11 IbHeaderToFifoType

The IbHeaderToFifoType record is used as an input to the Inbound Header FIFO (Section 2.7) which handles inbound PPI header data. The IbHeaderToFifoInit constant can be used to initialize the record and the sub-type IbHeaderToFifoVector allows an array of this type to be created.

```

type IbHeaderToFifoType is record
    data : slv(63 downto 0); -- Header data
    err  : sl;               -- Error, asserted with EOH
    eoh  : sl;               -- End of header
    htype : slv(2 downto 0); -- Header type field
    mgmt  : sl;               -- Header is management
    valid : sl;               -- Header data valid
end record;

```

3.12 IbHeaderFromFifoType

The IbHeaderToFifoType record is used as an output from the Inbound Header FIFO (Section 2.7) which handles inbound PPI header data. The IbHeaderFromFifoInit constant can be used to initialize the record and the sub-type IbHeaderFromFifoVector allows an array of this type to be created.

```

type IbHeaderFromFifoType is record
    full      : sl; -- Header FIFO is full
    progFull  : sl; -- Header FIFO is half full
    almostFull : sl; -- Header FIFO has one entry left
end record;

```

3.13 ObHeaderToFifoType

The ObHeaderToFifoType record is used as an input to the Outbound Header FIFO (Section 2.11) which handles outbound PPI header data. The ObHeaderToFifoInit constant can be used to initialize the record and the sub-type ObHeaderToFifoVector allows an array of this type to be created.

```

type ObHeaderToFifoType is record
    read : sl; -- Read signal to header
end record;

```

3.14 ObHeaderFromFifoType

The ObHeaderToFifoType record is used as an output from the Outbound Header FIFO (Section 2.11) which handles inbound PPI header data. The ObHeaderFromFifoInit constant can be used to initialize the record and the sub-type ObHeaderFromFifoVector allows an array of this type to be created.

```

type ObHeaderFromFifoType is record
    data : slv(63 downto 0); -- Header data
    eoh  : sl;               -- End of header indication
    htype : slv(2 downto 0); -- Header type

```

```

    mgmt  : sl;          -- Header is management
    valid : sl;          -- Header data is valid
end record;

```

3.15 ObPpiToFifoType

The ObPpiToFifoType record is used as an input to the Outbound PPI Controller (Section 2.12) which handles outbound PPI data. The ObPpiToFifoInit constant can be used to initialize the record and the sub-type ObPpiToFifoVector allows an array of this type to be created.

```

type ObPpiToFifoType is record
    read      : sl;          -- Read from PPI FIFO
    id        : slv(31 downto 0); -- Outbound PPI ID
    version   : slv(31 downto 0); -- Outbound PPI Version
    configA   : slv(31 downto 0); -- Outbound PPI Config Word A
    configB   : slv(31 downto 0); -- Outbound PPI Config Word B
end record;

```

3.16 ObPpiFromFifoType

The ObPpiFromFifoType record is used as an output from the Outbound PPI Controller (Section 2.12) which handles outbound PPI data. The ObPpiFromFifoInit constant can be used to initialize the record and the sub-type ObPpiFromFifoVector allows an array of this type to be created.

```

type ObPpiFromFifoType is record
    data      : slv(63 downto 0); -- PPI Data
    size      : slv(2  downto 0); -- Bytes in transfer when EOF, 0x0=1, 0x7=8
    eof       : sl;              -- End of frame indication
    eoh       : sl;              -- End of header
    ftype     : slv(2  downto 0); -- Frame type
    mgmt      : sl;              -- Frame is management
    valid     : sl;              -- Frame data is valid
    online    : sl;              -- PPI online indication
end record;

```

3.17 IbPpiToFifoType

The IbPpiToFifoType record is used as an input to the Inbound PPI Controller (Section 2.12) which handles inbound PPI data. The IbPpiToFifoInit constant can be used to initialize the record and the sub-type IbPpiToFifoVector allows an array of this type to be created.

```

type IbPpiToFifoType is record
    data      : slv(63 downto 0); -- PPI Data
    size      : slv(2  downto 0); -- Bytes in transfer when EOF, 0x0=1, 0x7=8
    eof       : sl;              -- End of frame indication
    eoh       : sl;              -- End of header
    err       : sl;              -- Frame is in error
    ftype     : slv(2  downto 0); -- Frame type
    mgmt      : sl;              -- Frame is management
    valid     : sl;              -- Frame data is valid
    id        : slv(31 downto 0); -- Inbound PPI ID
    version   : slv(31 downto 0); -- Inbound PPI Version
    configA   : slv(31 downto 0); -- Inbound PPI Config Word A
    configB   : slv(31 downto 0); -- Inbound PPI Config Word B
end record;

```

3.18 IbPpiFromFifoType

The IbPpiFromFifoType record is used as an output from the Inbound PPI Controller (Section 2.12) which handles inbound PPI data. The IbPpiFromFifoInit constant can be used to initialize the record and the sub-type IbPpiFromFifoVector allows an array of this type to be created.

```
type IbPpiFromFifoType is record
  pause  : sl;  -- PPI can not accept another frame
  online : sl;  -- PPI online indication
end record;
```

3.19 CompToFifoType

The CompToFifoType record is used as an input to the Inbound PPI Controller (Section 2.12) and Outbound PPI Controller (Section 2.12) which handle PPI data. The CompToFifoInit constant can be used to initialize the record and the sub-type CompToFifoVector allows an array of this type to be created.

```
type CompToFifoType is record
  read : sl;  -- Read from completion FIFO
end record;
```

3.20 CompFromFifoType

The CompFromFifoType record is used as an output the Inbound PPI Controller (Section 2.12) and Outbound PPI Controller (Section 2.12) which handle PPI data. The CompFromFifoInit constant can be used to initialize the record and the sub-type CompFromFifoVector allows an array of this type to be created.

```
type CompFromFifoType is record
  id       : slv(31 downto 0); -- Completion ID
  index    : slv(3  downto 0); -- Destination FIFO index
  valid    : sl;               -- Completion is valid
end record;
```

3.21 QWordToFifoType

The QWordToFifoType record is used as an input to the Quad Word FIFO Controller (Section 2.6) which handle PPI completion data, inbound header descriptors and BSI data. The QWordToFifoInit constant can be used to initialize the record and the sub-type QWordToFifoVector allows an array of this type to be created.

```
type QWordToFifoType is record
  data : slv(63 downto 0); -- Quad word FIFO data
  valid : sl;              -- Quad word FIFO valid
end record;
```

3.22 QWordFromFifoType

The QWordFromFifoType record is used as an output from the Quad Word FIFO Controller (Section 2.6) which handle PPI completion data, inbound header descriptors and BSI data. The QWordFromFifoInit constant can be used to initialize the record and the sub-type QWordFromFifoVector allows an array of this type to be created.

```

type QWordFromFifoType is record
  full      : sl; -- Quad word FIFO is full
  progFull  : sl; -- Quad word FIFO is half full
  almostFull : sl; -- Quad word FIFO has one entry left
end record;

```

3.23 EthFromArmType

The EthFromArmType record is used as an output from the CPU Interface Module (Section 2.16). The EthFromArmInit constant can be used to initialize the record and the sub-type EthFromArmVector allows an array of this type to be created.

```

type EthFromArmType is record
  enetGmiiTxEn      : sl;
  enetGmiiTxEr      : sl;
  enetMdioMdc       : sl;
  enetMdio0         : sl;
  enetMdioT         : sl;
  enetPtpDelayReqRx : sl;
  enetPtpDelayReqTx : sl;
  enetPtpPDelayReqRx : sl;
  enetPtpPDelayReqTx : sl;
  enetPtpPDelayRespRx : sl;
  enetPtpPDelayRespTx : sl;
  enetPtpSyncFrameRx : sl;
  enetPtpSyncFrameTx : sl;
  enetSofRx         : sl;
  enetSofTx         : sl;
  enetGmiiTxD       : slv(7 downto 0);
end record;

```

3.24 EthToArmType

The EthToArmType record is used as an output from the CPU Interface Module (Section 2.16). The EthToArmInit constant can be used to initialize the record and the sub-type EthToArmVector allows an array of this type to be created.

```

type EthToArmType is record
  enetGmiiCol      : sl;
  enetGmiiCrS      : sl;
  enetGmiiRxClk    : sl;
  enetGmiiRxDv     : sl;
  enetGmiiRxEr     : sl;
  enetGmiiTxClk    : sl;
  enetMdioI        : sl;
  enetExtInitN     : sl;
  enetGmiiRxd      : slv(7 downto 0);
end record;

```