

```
1      Microprocessor-Lab
2      Assignment
3
4 Name --> Akhilesh Kumar
5 Enroll --> 2022BITE029
6
7
8 Part 1: Solution
9
10 1. 4-bit Equality Comparator
11 The comparator checks if two 4-bit inputs
12 A and B are equal.
13
14 module EqualityComparator(
15     input [3:0] A,      // 4-bit input A
16     input [3:0] B,      // 4-bit input B
17     output Equal        // Output, 1 if A == B
18 );
19     // Check if all bits are equal
20     assign Equal = (A == B) ? 1'b1 : 1'b0;
21 endmodule
22
23
24 2. 4-bit Adder
25 A 4-bit adder with a carry-out.
26
27 module FourBitAdder(
28     input [3:0] A,      // 4-bit input A
29     input [3:0] B,      // 4-bit input B
30     input Cin,          // Carry input
31     output [3:0] Sum,    // 4-bit Sum output
32     output Cout         // Carry output
33 );
34     assign {Cout, Sum} = A + B + Cin;
35 endmodule
36
37
38 3. 4-bit Multiplier
39 A simple implementation of a 4-bit multiplier using combinational logic.
40
41 module FourBitMultiplier(
42     input [3:0] A,      // 4-bit input A
43     input [3:0] B,      // 4-bit input B
44     output [7:0] Product // 8-bit Product output
45 );
46     assign Product = A * B;
47 endmodule
48
49
50 4. 4-bit Divider
51 A basic unsigned divider for 4-bit inputs.
52
53 module FourBitDivider(
54     input [3:0] Dividend, // 4-bit Dividend
55     input [3:0] Divisor,  // 4-bit Divisor
56     output [3:0] Quotient, // 4-bit Quotient
57     output [3:0] Remainder // 4-bit Remainder
58 );
59     assign Quotient = Dividend / Divisor;
60     assign Remainder = Dividend % Divisor;
```

```

61 endmodule
62
63
64 Part 2: 8-bit ALU
65
66 module ALU(
67     input [7:0] A,      // 8-bit input A
68     input [7:0] B,      // 8-bit input B
69     input [2:0] ALUOp,  // 3-bit ALU operation selector
70     output reg [7:0] Result, // 8-bit result
71     output Zero        // Zero flag
72 );
73
74     always @(*) begin
75         case (ALUOp)
76             3'b000: Result = A + B;    // Addition
77             3'b001: Result = A - B;    // Subtraction
78             3'b010: Result = A & B;    // AND
79             3'b011: Result = A | B;    // OR
80             3'b100: Result = A ^ B;    // XOR
81             3'b101: Result = ~(A | B); // NOR
82             default: Result = 8'b00000000; // Default to zero
83         endcase
84     end
85
86     // Zero flag is set when the result is zero
87     assign Zero = (Result == 8'b00000000) ? 1'b1 : 1'b0;
88 endmodule
89
90
91 Part 3: In-Order Processor Design
92
93 Processor Design Outline
94 Instruction Fetch: Get the instruction to execute.
95 Instruction Decode: Decode the instruction to identify the operation and operands.
96 Execute: Perform the operation using the ALU.
97 Write Back: Store the result.
98 Instruction Set Architecture (ISA)
99 We can define a simple 8-bit instruction format:
100
101 [Opcode (3 bits)] [Operand1 (3 bits)] [Operand2 (3 bits)]
102 Opcode:
103 000: Add
104 001: Subtract
105 010: AND
106 011: OR
107 100: XOR
108 101: NOR
109
110 module Processor(
111     input clk,                // Clock signal
112     input reset,              // Reset signal
113     input [7:0] instruction,  // 8-bit instruction input
114     input [7:0] dataA,        // Input data A
115     input [7:0] dataB,        // Input data B
116     output reg [7:0] result,  // 8-bit output result
117     output reg zero          // Zero flag output
118 );
119
120     // ALU operation selector

```

```
121     reg [2:0] ALUOp;
122     wire [7:0] ALUResult;
123     wire ZeroFlag;
124
125     // ALU Instance
126     ALU alu_instance (
127         .A(dataA),
128         .B(dataB),
129         .ALUOp(ALUOp),
130         .Result(ALUResult),
131         .Zero(ZeroFlag)
132     );
133
134     // Opcode extraction from instruction
135     always @(posedge clk or posedge reset) begin
136         if (reset) begin
137             result <= 8'b0;
138             zero <= 1'b0;
139         end else begin
140             // Extract opcode from instruction
141             ALUOp <= instruction[7:5]; // 3 MSBs for Opcode
142
143             // Execute ALU operation
144             result <= ALUResult;
145             zero <= ZeroFlag;
146         end
147     end
148 endmodule
149
150
```