

Clh	- g R	QC+1)
7	××	Q(t) no cy
1	0 0	0(t) m.
' '	01	0
'	lo) @ X
'	1)	

Uh: allows changes in he states of mens elements to occur at well defined intervals


Cht which have control rignal are called galed baletos.


Lot just itale where S = 1 R = 1 is the ofp is undefined.

When the goes from 1 to 0 both S = R par ofp oscillates.

3 E For purple operation of SR in latch ifp= Horloth

S=R=1 munt be avoided when dok chapes from 1 NO.







$$Q_{a} = R + O_{b}$$

$$Q_{b} = S + Q_{a}$$


$$R$$


$$S = Q_{a}$$







laster Slave & Edge Tuggered D Flip-Flip Level rensitive lateles, he state of he later heeps the heuroid when the clh reginal is actuice (equal to!) Marter Slave D FIF pronte - chages its state while chr = 1 See Slavie " " = 0 I when the is high the marter tracks me value of D i/p & dave does not change . Om follows all chiges in D when ch = 0 Om is not along could i. Os will chy and at next I time when of the chye from 1 to 0. 7 . 0 ofp will change at he -ve going edge of he Mr -) <u>Negative relge</u>: - edge where Mr regnal charges from 1 to (a) ofp is only one of he -ve edge of Mr. > Flip blop: - denotes a storge storage dement that changes its of p state at he edge of a controlly cht reginal. vere > denotes that P/F response to active sage' of he ch. The dr of a -0 denotes seture adge is -ue . edge Scanned by CamScanner









Parallel Access Shift reg -) Parallel dater Xber R -> Senal " Noen n-bit data renally, one a rhitely by content xperiod recially or This Ut can do both remal to parallel f 11 to serial

Ripple Countre / Asynchronous Counter Counters up counte with TFIF counts from 0 to 7 upwounts is connected to 1 =) FIF will toggle at early 3 Cht to count he no of pulses at he dh. = 2'nd (3rd FIF-toggle nein starte after he preceding FIF changes its state from 0 = 1 to 0 = 0. (+ we edge at 0) ulh On -I only the intage is regretaronized with he clock the other two stayes respond after an additional delay

reached & he count is 100.

Down countr with TFIF

-) courts from 0,7,6,5,4...1,0,7...

combination of up/down countr.

> Ripple countr is now > more no of to bits even down. > Q1 change when Q0=1 both 0, = 1200=1 In leit up counter, a quien flf changes its state only when all me preceding FIF are in the retain Q = 1 > Instead of using AND gates of encreased eize for sam støge, budoud. avangement os shown is med. -> All flf charge state after hupogatien delay from he sue edge of he dh. 82 Q. Oo Cu dh 000 0 0 0 te