



Gated SR Simple Latch



R	S	Q
0	0	no change
0	1	0
1	0	1
1	1	0



R	S	Qa	Qb
0	0	no change	no change
0	1	0	0
1	0	1	1
1	1	0	0

$Qa = Qb = 0$

At a time $S = 1$ $R = 0$

$Qa = 1$ $Qb = 0$

Now if $S = 1$ $R = 1$


$Qa = 0$ $Qb = 0$

Now if $R = 0$ $S = 0$

$Qa = 1$ $Qb = 1$

If delay b/w the NOR gates is the same the output will oscillate indep.


Gated Latches



clk	S	R	Q _{t+1}
0	X	X	Q(t)
1	0	0	Q(t)
1	0	1	0
1	1	0	1
1	1	1	X


Gated SR with NAND

$\text{NOR } Q =$



gated SR latch

→ SR latch with an Enable signal.





clk	S	R	Q(t+1)
0	x	x	Q(t) no chg
1	0	0	Q(t) no.
1	0	1	0
1	1	0	1
1	1	1	⊗ X

clk :- allows changes in the states of mem elements to occur at well defined intervals

Ckt which have control signal are called gated latches.
 Last state where $S=1$ $R=1$ the o/p is undefined.
 when clk goes from 1 to 0 both ~~S~~ ~~R~~ o/p oscillates.

→ For proper operation of SR latch if $S=R=1$ must be avoided when clk changes from 1 to 0.





SR Latch

let $Q_a = 0$ $Q_b = 1$

R	S	Q_a	Q_b
0	0	0	1
0	1	1	0
0	0	1	0
1	0	0	1
1	1	0	0

$$Q_a = \overline{R + Q_b}$$


$$Q_b = \overline{S + Q_a}$$



SR latch could.




Gated SR Latch with NAND gates




Gated D latch

- Single data input called D
- Stores the i/p value, under the control of a clk signal.



clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1




$$\begin{aligned}
 D=1 & \quad S=1 \text{ \& } R=0 & Q=1 \\
 D=0 & \quad S=0 \text{ \& } R=1 & Q=0
 \end{aligned}
 \quad \left. \begin{aligned} Q=1 \\ Q=0 \end{aligned} \right\} \text{clk} = 1$$

- O/P of the gated D latch is controlled by the level of the clk i/p, the latch is said to be level sensitive.

schlage

54310

5



1A

Q_m follows all changes in D
 Q_s is const.


→ ∴ o/p will change at the -ve going edge of the clock.

→ overall o/p is only one at the -ve edge of ch .

⇒ The clock

-0 denotes active edge is -ve edge

Exp 1 up



\bar{T}	$Q(t+1)$
0	$Q(t)$
1	$\overline{Q(t)}$

→ true edge triggered D F/F.

→ $D = Q$ or \bar{Q} with ~~edge~~ control from T.

→ If $T = 0 \Rightarrow D = Q$ \Rightarrow no change of state $Q(t+1) = Q(t)$

$T = 1 \Rightarrow D = \bar{Q}$ \Rightarrow new state $Q(t+1) = \overline{Q(t)}$

→ used for building counter chrs.

J-K Flip Flop

$$D = J\bar{Q} + KQ$$

using SR & T F/F.


it behaves as SR F/F when

$$J = S \text{ \& } K = R$$

values except $J = K = 1$ for all i/p.

In this case

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\bar{Q}(t)$



J-K F/F toggles its state like T F/F when $J = K = 1$.

→ storage purpose also serves as T F/F by connecting $J \& K$ together.

R	S	Q _a	Q _b
0	0	0	1
0	1	1	0
0	0	1	0
1	0	0	1
1	1	0	0
1	0	0	1
1	1	0	0

$$Q_a = \overline{R + Q_b}$$

$$Q_b = \overline{S + Q_a}$$

At a time only one input bit must change.

0	0	1	1
0	0	0	0
0	0	1	1


Ideally
oscillates, if delay in both the NOR gates is exactly the same, it oscillates.
Practically, there will be some difference so it will settle on some value.

Eg


previous stage →

R	S	Q _a	Q _b
1	0	0	1
0	1	1	0

R	S	Q _a	Q _b
1	1	0	0
1	1	0	0




single data i/p called D & it stores the value on its i/p under the control of a clock signal.



data \rightarrow storage element.

clk	D	Q(t+1)
0	x	Q(t)
1	0	0
1	1	1

sampled




At:
Now
Now
If de
output
faded
R
clk

Parallel Access Shift reg

- Parallel data X_{in}
- Serial " "

X_{in} n -bit data serially, use a shift reg. ~~in~~ where all n bits are loaded parallelly and content X_{out} serially




This unit can do both
 serial to parallel
 & // to serial.

Counters


Ripple Counter / Asynchronous Counter

Upcounter with TFF



Counts from 0 to 7 upcounter:

- i/p is connected to 1 \Rightarrow F/F will toggle at each true clock pulse.
- Ckt to count the no. of pulses at the clk.
- 2nd & 3rd F/F toggle their state after the preceding F/F changes its state from $Q = 1$ to $Q = 0$. (True edge at \bar{Q})




- Only the 1st stage is synchronized with the clock. The other two stages respond after an additional delay.

Syn. counter circuit

- The change in Q_0 is observed only after a propagation delay from the edge of clock. Q_1 & Q_2 F/F have yet not changed.
- change in $Q_1 \rightarrow$ appears after propagation delay \rightarrow (i.e. at t_3 o/p is 000)
- For o/p of Q_2 change after a third delay at which point the stable state of the cnt is reached & the count is 100.

Down counter with T F/F




\rightarrow counts from 0, 7, 6, 5, 4, ..., 1, 0, 7, ...

\rightarrow combination of up/down counter.

Synchronous Counters

→ Ripple counter is slow \Rightarrow more no of bits even slower.



→ Q_1 change when $Q_0 = 1$

→ Q_2 " " both $Q_1 = 1 \wedge Q_0 = 1$

\Rightarrow \therefore n bit up counter, a given flip-flop changes its state only when all the preceding flip-flops are in the state $Q = 1$

→ Instead of using AND gates of increased size for each stage, feedback arrangement as shown is used.

→ All flip-flops change state after propagation delay from the true edge of the clock.

clk	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1