


Asynchronous Seq. Ckt (Chap 9)

- do not have clk pulse
- i/p to the ckt must change one at a time
- There must be sufficient time b/w the change in i/p signals to allow the ckt to reach a stable state (when all internal signals stop changing)

→ do not use FIFO

Basic latch



- Feedback loop ⇒ reg
- change in either S or R i/p the value of Q will change after a short propagation time through the NOR gates.

→ The combined propagation delay is rep above by Δ

→ ∴ NOR gates are idle with zero delay.

Q → present state; y: present state variable Y := Next state var.

→ After Δ delay y takes the value of Y.

⇒ State Assignment table

Present	Next			
	SR = 00	01	10	11
y	Y	Y	Y	Y
0	0	0	1	0
1	1	0	1	0

when $y = Y$ the state of ckt does not change


→ ckt is stable.

⇒ State Table

State A when $y=0$
State B " $y=1$

o/p depends only on the present state ⇒ Moore type ~~not~~ FSM

Present	Next State				Q
	SR = 00	01	10	11	
A	A	A	B	A	0
B	B	A	B	A	1



$$Y = \bar{R}(S + Y)$$


→ In syn seq ckt Y is saved in a FIFO

SR latch Mealy Model

→ O/P ~~is~~ when chg is stable are same as for Moore, state is A

→ Suppose $SR = 00$ $o/p = 0$
now i/p SR change to 10
the state changes to B. When state is B then
→ Mealy model change in o/p must at the same time as i/p change \therefore —, unclassified.

PS	SR	00	01	10	11
A	00	A	A	B	B
B	00	B	A	B	B





State table $\xrightarrow{\text{called}}$ flow table

state assigned table $\xrightarrow{\text{called}}$ transition table or excitation table


ANALYSIS OF ASY SEQ CKT

Gated D latch



PS	CD	00	01	10	11	Q
0	00	0	0	0	0	0
1	00	1	1	0	1	1

Excitation table



PS	CD	00	01	10	11	Q
A	00	A	A	A	B	0
B	00	B	B	A	B	1

Flow table


$$Y = CD + \bar{C}y$$

Seq Ckt (Analysis) Exd :-

(3)

Master Slave D F/F

→ Analyzing a ~~seq~~ syn reg ckt as any reg ckt.



PS	CD	00	01	10	11	Q
S ₁	0	(S ₁)	(S ₁)	(S ₁)	S ₃	0
S ₂		S ₁	S ₁	(S ₂)	S ₄	1
S ₃		S ₄	S ₄	S ₁	(S ₃)	0
S ₄		(S ₄)	(S ₄)	S ₂	(S ₄)	1

Flow table

PS	CD	00	01	10	11	Op
Y _m Y _s		Y _m Y _s				Q
00		(00)	(00)	(00)	10	0
01		00	00	(01)	11	1
10		11	11	00	(10)	0
11		(11)	(11)	01	(11)	1


$$Y_m = CD + \bar{C} y_m + y_m D$$

$$Y_s = \bar{C} y_m + C y_s + y_m y_s$$

Synthesis of Any ckt

Serial Parity Generator :-

Design a ckt that has an i/p w & an o/p z, s.t. when pulse is applied to w, the o/p z = 0 if no of previously applied pulses is even & z = 1 if no of pulses applied are odd.



PS	NS		Op
	w=0	w=1	z
A	(A)	B	0
B	C	(B)	1
C	(C)	D	1
D	A	(D)	0

yz y ₁	NS		z
	w=0	w=1	
00	(00)	01	0
01	10	(01)	1
10	(10)	11	1
11	00	(11)	0

another state assignment ⇒

PS	NS		z
	w=0	w=1	
00	00	01	0
01	11	01	1
11	11	10	1
10	00	10	0

Prob y₂y₁ = 11 to y₂y₁ = 00

only one should change at a time
But only one y₂ or y₁ will change first

\Rightarrow when $y_2 y_1 = 11$ $LS = 1$ NS is 11

change $y_2 y_1 = 11$ $LS = 0$ NS is 00

But both $y_2 y_1$ cannot change at the same time (Note)

a) if y_1 changes first $y_2 y_1 = 10$ $LS = 0$ NS is 10
Then NS remains as 10 which is wrong.

b) if y_2 changes first $y_2 y_1 = 01$ $LS = 0$ NS is 10
requiring both $y_2 y_1$ to change simultaneously
which is not possible
But as we assumed y_2 changes before y_1 , then

$\therefore NS$ $y_2 y_1 = 00$ which is correct.

\therefore D is a solution occurs correctly if y_2 changes first

Race condition.

\rightarrow can be eliminated by allowing only one var to change at a time A, B, C, D can be $00, 01, 11, 10$ resp.

$2 = y_1$; $y_1 = wy_2 + \bar{w}y_1 + y_1\bar{y}_2$, $y_2 = wy_2 + \bar{w}y_1 + y_1y_2$

Asynchronous State

Asynchronous
State Red
 0
 1

\Rightarrow when $y_1 = 1$ $NS = 1$ NS is 11
 change $y_1 = 1$ $NS = 0$ NS is 00

But both y_1 cannot change at the same time (not allowed)

a) if y_1 changes first $y_1 y_2 = 10$ $NS = 0$ $NS = 10$
 then NS remains as 10 which is wrong.

b) if y_2 changes first $y_1 y_2 = 01$ $NS = 0$ $NS = 10$
 requiring both $y_1 y_2$ to change simultaneously which is not possible.
 But as we assumed y_2 changes before y_1 .

$\therefore NS y_1 y_2 = 00$ which is correct.

\therefore D is a solution
Race condition

\rightarrow can be eliminated by allowing only one var to change at a time
 A B C D can be 00, 01, 11, 10 resp.

$z = y_1$; $y_1 = wy_2 + \overline{w}y_1 + y_1\overline{y}_2$, $y_2 = wy_2 + \overline{w}y_1 + y_1y_2$

Asynchronous Seq. Cts

State Reduction

- Reduces states for simpler implementation.
- Tables where there is only one stable state for each row, are referred to as **primitive flow tables**.

→ State Reduction by **partitioning** - potentially eq. rows beg both rows in each pair

PS	DN = 00	01	10	11	Z
A	(A)	(B)	C	-	0
B	D	(B)	-	-	0
C	A	-	(C)	-	1
D	(D)	E	-	-	0
E	A	(E)	F	-	1
F	-	(F)	-	-	1

next state

pp have same o/p's & don't care entries in the same col.

eg C & F → o/p = 1; stable state at 10 unstable (01, 11) for both.

A & D :- stable under DN = 00 v/p = 0 unstable same loc.

B & E :- same unstable, stable at DN = 01 v/p B = 0 v/p E = 1 } X

P1 = (AD)(B)(CF)(E)

→ Successor of A & D

AD	DN = 00	01	10	11
AD	AD	CF	CF	-
CF	AD	-	CF	-

BE not equiv. ∴ AD also not equivalent.

∴ P2 : (A)(D)(B)(CF)(E)

P3 : CF | AD 00 01 10 11
CF | AD - - CF - -
P3 = P2 (steps)

∴ CF are equivalent.

using 10, 01, 11, 10

②

	00	01	10	11	Σ
A	Ⓐ	B	C	-	0
B	D	Ⓑ	-	-	0
C	A	-	Ⓒ	1	0
D	Ⓓ	E	-	-	0
E	A	Ⓔ	-	-	1

II Step Merging using unspecified. A or E but not both.

C can be merged with A or E but not both.

if A & C are merged at 00 or 10 name. ready merged

$z_A = 0$ $z_C = 1$

alternate

③ C & E :- $DO = 00$ A stable state Ⓒ $DP = 10$ stable state Ⓔ $DP = 01$ stable state Ⓔ $DP = 11$ stable state Ⓔ

∴ merging C & E.

	00	01	10	11
A	Ⓐ	B	C	-
B	D	Ⓑ	-	-
C	A	Ⓒ	Ⓔ	-
D	Ⓓ	E	C	-

Merging process need procedure

Two states (rows in a flow table) S_i & S_j are said to be compatible if there are no state conflicts for any i/p valuation. Then, for each i/p valuation, one of the following conditions must be true:

- ✓ Both S_i & S_j have same successor
 - ✓ both S_i & S_j are stable. OR
 - ✓ successor of S_i on S_j , or vice versa, is unspecified.
- Both S_i & S_j must have the same o/p otherwise unspecified.

State Reduction contd


		NS					SP	
		00	01	10	11		0	1
A	PS	(A)	H	B	C		0	0
B		F	-	-	-		0	0
C		-	(D)	-	(E)		0	0
D		A	(D)	a	(E)		0	0
E		-	D	-	-		0	0
F		(F)	-	(G)	-		0	0
G		F	(H)	-	E		0	0
H		-	-	-	-		0	0

A	(B)	H	B	-
H	-	(H)	-	E

B	F	-	(B)	C
F	(F)	D	(C)	-
a	F	-	-	-

Moore type merging A & H are compatible.
 B with F & G
 C with none
 D & E are compatible.
 F & a, "
 a & H, "
 "


comp pairs are
 (AH) (BF) (BG) (CF)
 (DE) (HG)



Mealy dig.
 A can be merged with H iff H is not merged with G as
 A & G cannot be merged.
 B, F, G are pairwise compatible no can be merged.
 B, F, G just not 'H'.
 (DE) are merged.

A	(A)	(A)	B	D	2
B	(B)	D	(B)	0	
C	-	H	-	0	
D	A	(D)	G	1	

Mealy type



not better
 ∴ not consid...

	A	B	C	D	E	F	G	H	I	J	K
A	1	0	0	0	0	0	0	0	0	0	0
B	0	1	0	0	0	0	0	0	0	0	0
C	0	0	1	0	0	0	0	0	0	0	0
D	0	0	0	1	0	0	0	0	0	0	0
E	0	0	0	0	1	0	0	0	0	0	0
F	0	0	0	0	0	1	0	0	0	0	0
G	0	0	0	0	0	0	1	0	0	0	0
H	0	0	0	0	0	0	0	1	0	0	0
I	0	0	0	0	0	0	0	0	1	0	0
J	0	0	0	0	0	0	0	0	0	1	0
K	0	0	0	0	0	0	0	0	0	0	1

Pauli


$$P_1: (A)(F)(K)(B)(J)(C)(G)(D)(E)(H)(I)$$

dp some
v - in "ad"

	A	B	C	D	E	F	G	H	I	J	K
A	1	0	0	0	0	0	0	0	0	0	0
B	0	1	0	0	0	0	0	0	0	0	0
C	0	0	1	0	0	0	0	0	0	0	0
D	0	0	0	1	0	0	0	0	0	0	0
E	0	0	0	0	1	0	0	0	0	0	0
F	0	0	0	0	0	1	0	0	0	0	0
G	0	0	0	0	0	0	1	0	0	0	0
H	0	0	0	0	0	0	0	1	0	0	0
I	0	0	0	0	0	0	0	0	1	0	0
J	0	0	0	0	0	0	0	0	0	1	0
K	0	0	0	0	0	0	0	0	0	0	1

$$P_2: (A)(F)(K)(B)(J)(C)(G)(D)(E)(H)(I)$$

Moore



hazards

The glitches caused by the structure of a given circuit & propagation delays in the circuit are referred to as hazards.

Two types

→ Static


→ If a signal is supposed to remain at a particular logic level when an input variable changes but instead the signal undergoes a momentary change in its required value.

1 → 1
0 → 0.

→ Dynamic

→ When a signal is supposed to change from 1 to 0 or from 0 to 1, it may change more than once before it settles to its new level.

Static Hazard



$$F = x_1x_2 + \bar{x}_1x_3 + x_2x_3$$

Hazard can be eliminated

→ A potential hazard exists whenever two adjacent 1's in a K-map are not covered by a single product term.

→ Test for removing hazards is to find a cover in which some product term includes each pair of adjacent 1's.

→ It is not necessary to include 'don't care' values.


eg

$$Y_m = CD + \bar{C}D$$


$$Y_s = \bar{C}y_m + Cys$$



$$Y_m = CD + \bar{C}y_m + D y_m$$




$$Y_s = \bar{C}y_m + Cys + ymys$$



Dynamic Hazards

$$f = \overline{w_1}w_3 + w_1w_3 + w_3w_2$$

Similarly for POS form also



$$f = (w_1 + w_2)(\overline{w_2} + w_3)(w_1 + w_3)$$

- A dynamic hazard cause glitch on $0 \rightarrow 1$ or $1 \rightarrow 0$ transition of an output.
- A dynamic hazard is caused by the structure of the circuit, where there exists multiple paths for a given input change to propagate along.
- A circuit that has dynamic hazard must also have a static hazard in some part of it.
- Dynamic hazards are encountered in multi-level circuits.
- PH can be avoided by using two-level circuits & ensuring that there are no static hazards.

Significance of Hazards

- A glitch in an output may cause the circuit to enter an incorrect state & possibly become stable in that state.
- ∴ circuit not generates the next state can must be hazard free.
- It is sufficient to eliminate hazards due to changes in the value of a single variable because the transition in any output takes place only if state variable change one at a time.