Asynchronous Seq. Ckt (chap 9)

→ do not have clk pulse → do not use FlF
→ i/p to the ckt must change one at a time
→ There must be sufficient time b/w the change in i/p signals to allow the ckt to reach a stable state (when all internal signals stop changing)

Basic latch



→ Feedback loop ⇒ Seq
→ change in either S or R i/p the value of Q will change after a short propagation time through the NOR gate.
→ The combined propagation delay is rep above by Δ
→ ∴ NOR gates are idle with zero delay.
Q → present state ; y : present state variable Y :- Next state var.
→ After Δ delay y takes the value of Y.

⇒ State Assignment table

Present	Next SR = 00	01	10	11
y	Y	Y	Y	Y
0	(0)	(0)	1	(0)
1	(1)	0	(1)	0

when y = Y the state of ckt does not change
→ ckt is stable.

⇒ State Table

State A when y = 0
B " y = 1

o/p depends only on the present state ⇒ Moore type ~~type~~ FSM

Present	Next State SR = 00	01	10	11	o/p
A	(A)	(A)	B	(A)	0
B	(B)	A	(B)	A	1



$$Y = \bar{R}(S + y)$$

→ In syn Seq ckt Y is saved in a FlF

SR latch Mealy Model

PS	SR	00	01	10
A		A	A	B
B		B	A	B

→ o/p when ckt is stable are same as for Moore.

→ Suppose state is A SR = 00 o/p = 0 now i/p SR change to 10 the state changes to B. When state is B then

→ Mealy model change in o/p must at the same time as i/p change ∴ '—' unspecified.



State table called as → flow table

State Assigned table called transition table or excitation table

ANALYSIS OF ASY SEQ CKT

Gated D latch



y	CD 00	01	10	11	Q
0	0	0	0	1	0
1	1	1	0	1	1

Excitation table



	NS CD 00	01	10	11	Q
A	A	A	A	B	0
B	B	B	A	B	1

Flow table

$Y = CD + \bar{C}y$

Seq Ckt (Analysis) Contd :-

Master Slave D F/F

→ Analysing a syn seq ckt as any seq ckt.



PS	CD 00	01	10	11	Q
S_1	(S1)	(S1)	(S1)	S_3	0
S_2	S_1	S_1	(S2)	S_4	1
S_3	S_4	S_4	S_1	(S3)	0
S_4	(S4)	(S4)	S_2	(S4)	1

Flow table

PS (ym ys)	CD 00	01	10	11	op Q
	NS Ym Ys				
00	(00)	(00)	(00)	10	0
01	00	00	(01)	11	1
10	11	11	00	(10)	0
11	(11)	(11)	01	(11)	1

$$Y_m = CD + \bar{C} y_m + y_m D$$

$$Y_s = \bar{C} y_m + C y_s + y_m y_s$$

Synthesis of Seq ckt

Serial Parity generator :-

Design a ckt that has an i/p w & an o/p z, s.t. when pulse is applied to w, the o/p z is = 0 if no of previously applied pulses is even & z = 1 if no of pulses applied are odd.



PS	NS w=0	w=1	op z
A	(A)	B	0
B	C	(B)	1
C	(C)	D	1
D	A	(D)	0

y_2y_1	NS w=0 Y_2Y_1	w=1	z
00	(00)	01	0
01	10	(01)	1
10	(10)	11	1
11	00	(11)	0

another state assignment ⟹

PS	NS w=0	w=1	z
00	00	01	0
01	11	01	1
11	11	10	1
10	00	10	0

Prob $y_2y_1 = 11$ to $y_2y_1 = 00$

(*) only one should chge at a time

But only one y_2 or y_1 will change first

⇒ when y_2y_1 = ~~00~~ 11 & w = 1 NS is 11
change to y_2y_1 = 11 & w = 0 NS is 00
But both y_2y_1 cannot chage at the same time (Not allowed)

a) if y_1 changes first y_2y_1 = 10 & w = 0 NS 10
Then NS remains as 10 which wrong.

b) if y_2 changes first y_2y_1 = 01 & w = 0 NS = 10
requires both y_2 & y_1 to change simultaneously
which NOT possible
But as we assumed y_2 changes before y_1 Then
∴ NS y_2y_1 = 00 which is correct.

∴ D to A xaition occurs correctly iff y_2 changes first
∴ Race condition.

→ can be eliminated by allowing only one var to chge at a time A B C D can be 00, 01, 11, 10 resp.

$z = y_1$; $Y_1 = w\bar{y}_2 + \bar{w}y_1 + y_1\bar{y}_2$, $Y_2 = wy_2 + \bar{w}y_1 + y_1y_2$

Asynchronous State

⇒ when y_2y_1 = ~~00~~ 11 & w = 1 NS is 11
change to y_2y_1 = 11 & w = 0 NS is 00
But both y_2y_1 cannot chge at the same time (Non-deterministic delay)

a) if y_1 changes first y_2y_1 = 10 & w = 0 NS 10
Then NS remains as 10 which wrong.

b) if y_2 changes first y_2y_1 = 01 & w = 0 NS = 10
requires both y_2 & y_1 to change simultaneously
which not possible
But as we assumed y_2 changes before y_1 then
∴ NS y_2y_1 = 00 which is correct.
∴ D to A transition occurs correctly if y_2 changes first

Race condition.

→ can be eliminated by allowing only one var to change at a time A B C D can be 00, 01, 11, 10 resp.

$z = y_1$; $Y_1 = w\bar{y}_2 + \bar{w}y_1 + y_1\bar{y}_2$, $Y_2 = wy_2 + \bar{w}y_1 + y_1y_2$

Asynchronous & State Red

Asynchronous Seq Ckts

State Reduction

→ Reduces states for simpler implementation.

→ Tables where there is only one stable state for each row, are referred to as primitive flow tables.

→ State Reduction by partitioning — potentially eq rows bcoz both rows in each pair have same o/p s & don't care entries in the same col.

eg

PS	Next State DN = 00	01	10	11	o/p Z
A	(A)	B	C	–	0
B	D	(B)	–	–	0
C	A	–	(C)	–	1
D	(D)	E	F	–	0
E	A	(E)	–	–	1
F	A	–	(F)	–	1

eg C & F → o/p = 1 ; unspecified ; stable state at 10 (01, 11) for both.

A & D :- Stable under DN = 00 o/p = 0 unspecified same for.

B & E :- same unspecified, stable at DN = 01 o/p B = 0, o/p E = 1 } ✗ cannot be paired

$P_1 = (AD)(B)(CF)(E)$

→ Successor of A & D

	DN 00	01	10	11
AD	AD	(BE)	CF	– –
CF	AA	– –	CF	– –

BE not equ
∴ AD also not equivalent.

∴ P_2 : (A)(D)(B)(CF)(E)

P_3:

	00	01	10	11
CF	AA	– –	CF	– –

$P_3 = P_2$ (stop)

∴ CF are equivalent.

	NS DN 00	01	10	11	z
A	(A)	B	C	–	0
B	D	(B)	–	–	0
C	A	–	(C)	–	1
D	(D)	E	C	–	0
E	A	(E)	–	–	1

II Step Merging using unspecified.

C can be merged with A or E but not both.

if A & C are merged at DN = 00 stable state

" 10 " "

" 11 same. "

$z_A = 0$ $z_C = 1$ — Mealy model

alternate

A & C & E :- DN = 00 A DN = 01 Stable state (E) } moore model

DN = 10 Stable state (C) o/p = 1

∴ merging C & E.

	00	01	10	11
A	(A)	B	C	–
B	D	(B)	–	–
C	A	(E)	(C)	–
D	(D)	E	C	–

Merging procedure

Two states (rows in a flow table) S_i & S_j are said to be compatible if there are no state conflicts for any i/p valuation. Thus, for each i/p valuation, one of the following conditions must be true:

- ✓ Both S_i & S_j have same successor
- ✓ both S_i & S_j are stable. OR
- ✓ successor of S_i or S_j, or both, is unspecified.
- Both S_i & S_j must have the same o/p wherever specified.

State Reduction contd

PS	w_2w_1 / NS 00	01	10	11	O/P Z
A	(A)	H	B	–	0
B	F	–	(B)	C	0
C	–	H	–	(C)	1
D	A	(D)	–	E	1
E	–	D	G	(E)	0
F	(F)	D	–	–	0
G	F	–	(G)	–	0
H	–	(H)	–	E	0

Moore type merging

A & H are compatable.

A	(A)	H	B	–
H	–	(H)	–	E

B with F & G

C with none

D & E are compatable.

F & G , " "

G & H " "

B	F	–	(B)	C
F	(F)	D	G	–
G	F	–	(G)	–

Comp. Pairs are

(AH) (BF) (BG) (GF)

(DE) (HG)



Merger dig.

A can be merged with H iff H is not merged with G as A & G cannot be merged.

B, F, G are pair wise compatable so can be merged. but not 'H'.

(DE) are merged.

∴ (AH) (BFG) (DE) (C)

					Z
A	(A)	(A)	B	D	0
B	(B)	D	(B)	C	0
C	–	H	–	(C)	1
D	A	(D)	B	(D)	1

Mealy type



not better

∴ not contd...

.. x3 x4) 00, 01 11 10

Eg pg 548 Fig 9.32

	00	01	10	11	
A	(A)	G	E	—	0
B	K	—	(B)	D	0
C	F	(C)	—	H	1
D	—	C	E	(D)	0
E	A	—	(E)	D	1
F	(F)	C	J	—	0
G	K	(G)	—	D	1
H	—	—	E	(H)	1
J	F	—	(J)	D	0
K	(K)	C	B	—	0

Parti

P1 : (A F K) (B J) (C G) (D) (E) (H)}

o/p same

1 – km " wd

AFK | AFK GCC E JB

↑ BJ KF ↑

P2 : (A) (FK) (B J) (C G) (D) (E) (H)

Merg

A, B C

F H

Maxim

Moore

Hazards

The glitches glitches caused by the structure of a given ckt & propogation delays in the ckt are ref. to as Hazard.

Two types

→ Static

→ If a signal is supposed to remain at a particular logic val when an i/p var changes its val but instead the signal undergoes a momentary change in its required value

1 → 1 0 → 0.

→ Dynamic

when signal is supposed to change from 1 to 0 or from 0 to 1

If such change involves a short oscillation before the signal settles its new level.

Static Hazard



$f = x_1x_2 + \bar{x}_1x_3$ glitch

path for 'f' is shorter than for 'f'

$f = x_1x_2 + \bar{x}_1x_3 + x_2x_3$

Hazard can be eliminated



→ A potential hazard exists wherever two adjacent 1's in a K map are not covered by a single product term.

→ Tech for removing hazards is to find a cover in which some product term includes each pair of adjacent 1's.

→ It is not necessary to include 'don't' care vertices.

eg Master Slave D F/F.

$Y_m = CD + \bar{C}y_m$

$Y_s = \bar{C}y_m + Cy_s$



$Y_m = CD + \bar{C}y_m + Dy_m$



$Y_s = \bar{C}y_m + Cy_s + y_my_s$



$f = \bar{x}_1 x_3 + x_2 x_3 + x_3 \bar{x}_4$

Similarly for POS form also



$f = (x_1 + x_2)(\bar{x}_2 + x_3)(x_1 + x_3)$

Dynamic hazards

→ A dynamic hazard cause glitches on $0 \to 1$ or $1 \to 0$ transition of an o/p.

→ A dynamic hazard is caused by the structure of the ckt, where there exists multiple paths for a given signal change to propagate along.

→ A ckt that has dynamic haz. must also have a static hazard in some part of it.

→ Dynamic hazards are encountered in multilevel ckts.

→ It can be avoided by using two level ckts & ensuring that there are no static hazards.

Significance of hazards

→ A glitch in an asynch. seq ckt can cause the ckt to enter an incorrect state & possibly become stable in that state.

→ ∴ ckt that generates the next state var must be hazard free.

→ It is sufficient to eliminate hazards due to changes in the value of a single var because ~~no two~~ in Asynch seq ckt both i/p & state var must change one at a time.