

08-02-18


UNIT-I : BASIC STRUCTURE OF COMPUTERS, ARITHMETIC

→ Computer Types

- ↳ Personal Computers, Desktop Computers, Laptops, Handbooks, (e), Phones, Work Stations, PDS.
- ↳ So many computers developed for portability.
- ↳ Less size, more speed

→ Functional Units

- ↳ Input Unit
- ↳ Output Unit
- ↳ Central Processing Unit
- ↳ Arithmetic and Logic Unit
- ↳ Memory Unit



Basic Operational Concepts

i) Moving Operations

ii) General Purpose Register - To store results temporarily

iii) Accumulator - To ~~can~~ perform arithmetic and logical operations

e.g. $MOV\ Rd, Rs$

$MOV\ ^{09}Rs, Rd$

$ADD\ Rd, Rs$

$ADD\ ^{09}Rs, Rd$


MAR - Memory Address Register (Unidirectional)

MDR - Memory Data Register (Bidirectional)

PC - Program Controller - Stores address of next instruction

IR - Instruction Register - Always contains the current instruction that is being executed

R_1, R_2, \dots, R_n - 'n' general purpose registers




Equation to find Time $\rightarrow T = \frac{N \times S}{R}$ where
(Basic Performance Equation) \rightarrow units = sec

N = No. of instructions
 S = Avg. no. of steps to execute inst.
 R = Clock Rate ($\frac{1}{2}$ or Hz)



BUS Structures

- In 8085, we are using 8 files to transfer 8 bit data parallelly. So, 8085 has 8-bit BUS.
- Group of files / lines used to transfer data parallelly is called BUS.



Software

- Above concepts are related to hardware.
- But after creation, computer does not work without software.
- Software is of two types:
 - i) System Software
 - ii) Application Software

Software

Computer Software or Software is a part of computer system that consists of data or computer instructions, in contrast to the physical hardware from which the system is built.

Software is of ~~two~~ three types:

i) Application Software - which is software that uses the computer system to perform special functions or provide entertainment functions beyond the basic operation of the computer itself. There are many different types of application software, because the stage of tasks that can be performed with a modern computer is so large.

ii) System Software - which is software that directly operates the computer hardware, to provide basic functionality needed by users and other software, and to provide a platform for running application software. System software includes:

→ Operating Systems → Device Drivers → Utilities

iii) Malicious Software (or) Malware - which is software that is developed to harm and disrupt computers. As such, malware is undesirable. Malware is closely associated with computer related crimes, though some malicious programs may have been designed as practical jokes.

→ Types of Computers

A computer is a machine that can be programmed to manipulate symbols. Its principal characteristics are:

- It responds to a specific set of instructions in a well-defined sequence.
- It can execute a prerecorded list of instructions (a program).
- It can quickly store and retrieve large amounts of data.

Computers are generally classified by size and power:

- Personal Computer → ^{micro computer} Microprocessor → Workstation
- Mini computer, → Mainframe, → Super Computer.

Personal Computers are further classified as:

- Tower Model → Desktop Model → Notebook Computer
- Laptop Computer → Subnotebook Computer
- Hand-held computer → Palmtop → Personal Digital Assistant

P.T.O.

► Performance

- Initially only register and secondary memory were available, but later on, 2 others were added.
- Register → Cache → Primary → Secondary
- Cache memory - smallest memory placed in between processor and main memory, to improve the performance, by placing the data which is used regularly in it.
- System Performance Evaluation Corporation
 - Tests the computers and gives rating
 - SPEC rating = $\frac{\text{Running Time Of A Computer Under Test}}{\text{Running Time Of A Reference Computer}}$
 - Check this for 'n' no. of problems.
 - $\prod_{i=1}^n (\text{SPEC rating})^{1/n}$
- Throughput = Work Done
 - = No. of instructions executed in given unit time
- We must increase throughput to improve the performance of a computer.

→ Multiprocessor Vs MultiComputer

- Using one computer with one processor, there are some problems which we cannot solve.
- Multiprocessor
 - Two or more processors in a single computer.
- Multi Computer
 - Two or more computers connected in a network.
- Multiprocessor
 - Shared Memory
 - Only one computer, only one memory, shared to all processors to solve a given problem.
- Multi Computer
 - Message Processing - to solve large problems
 - Many different computers communicate with each other using message by sending messages, to solve a task
- In general, Multi-Computer System has more advantage over Multi-Processor System.
- More complex and costly to develop Multi Processor System.
- Using Multi Computer System, we can solve the same problem. It is cheaper. It is less complex.

Historical Perspective

→ It is related to generations:

1st Generation: Vacuum Tubes

2nd Generation: Silicon Chips

3rd Generation: Transistors

4th Generation: Integrated Circuits (IC),

5th Generation: Very Large Scale Integrated Circuits (VLSI)

5th Generation: Quadcore Processors,

Core Processors (I₃, I₇)

Programs

* → DAA - Decimal adjustment accumulator

1 byte instruction

Used to perform BCD addition only

$$6 + 4 = A \Rightarrow \text{Hexa}$$

$$6 + 4 = 10 \Rightarrow \text{BCD addition}$$

Write DAA after performing addition, adjusts to Hexa

If no < 9 after addition, same number is given,
else, 06 is added and stored.

$$\text{Eg. BCD} \Rightarrow 6$$

$$\begin{array}{r} + 4 \\ \hline 10 \end{array}$$

$$\text{Eg. Hexa} \Rightarrow 6$$

$$\begin{array}{r} + 4 \\ \hline A \end{array}$$

$$0000\ 1010 = A$$

$$0000\ 0110 = 6$$

$$0001\ 0000$$

$$= 10$$

1. Stack

- i) Write a program to clear the flags (all flags = 0)
- ii) Move data (00) into accumulator and check if flags are set
- iii) Perform a logical operation and check the flag status (ORA A)

→ i) PSW - Program Status Word

Combination of two registers, A and F

PUSH PSW → Pushes data in Acc and flags to stack

POP PSW → Pops data from stack to Acc and flags

Move 00 to L, don't worry about value in H

Push H to stack, POP to PSW from stack to clear the flags.

ii) Move data 00 to accumulator ~~then~~ then write PUSH PSW to check status of flags, then pop to HL and display L value. (O/P: 00)

iii) Perform ORA A with 0 and accumulator, then PUSH PSW to check status of flags, then pop to HL and display L value. (O/P: 40)

P.T.O.



2. Write a program to convert a given BCD number into Hexa number.

$$\rightarrow \text{BCD} \Rightarrow 19 \quad \text{Hexa} \Rightarrow 13$$

$$19 \rightarrow (13)_{16}$$

$$\text{BCD} \Rightarrow 43 \quad \text{Hexa} \Rightarrow 2B$$

$$43 \rightarrow (2B)_{16}$$

$$43 \rightarrow (2B)_{16}$$

$$43 \rightarrow (2B)_{16}$$

Using unpacking, we must split the number into 2 digits. We must multiply MSB 10 times.

We must add LSB to it. Then, we get Hexa number.

$$\text{Eg. } 1 \times 10 = A + 9 = 13 \Rightarrow 0000\ 1010 \Rightarrow A$$

$$\begin{array}{r} 0000\ 1010 \\ + 0001\ 0010 \\ \hline 0001\ 0010 \end{array} \Rightarrow 13$$

$$\begin{array}{r} 0000\ 1010 \\ + 0001\ 0010 \\ \hline 0001\ 0010 \end{array} \Rightarrow 13$$

3. Write a program to convert a given Hexa number into BCD number.

$$\rightarrow \text{Hexa} \Rightarrow FF \quad \text{BCD} \Rightarrow 1111\ 1111 \quad \text{Decimal} = 255$$

For given two values, we need to display 3 values

$$(11)_{16} \rightarrow 011 \quad (FF)_{16} \rightarrow 011 \quad (01)_{16} \rightarrow 001$$

We must use 3 memory locations to display output.

If given no. is > 100 , perform subtraction by 100 till it is less than 100, then perform subtraction by 10 till it is less than 10, display BCD 1, BCD 2, BCD 3

$$\text{Eg. } (FF)_{16} \rightarrow 255$$

$$\begin{array}{r} > 100 \\ - 100 \Rightarrow \text{count} = \text{BCD } 1 \\ > 10 \\ - 10 \Rightarrow \text{count} = \text{BCD } 2 \\ \text{remainder} \Rightarrow \text{BCD } 3 \end{array}$$

$$\begin{array}{r} 100) 255 (2 \\ - 100 \\ \hline 55 \\ 10) 55 (5 \\ - 50 \\ \hline 5 \end{array}$$



4. Write a program to convert a given ASCII number to Hexa Number



Decimal Hexa

A - 65 - 41

B - 66 - 42

⋮

F - 70 - 46

O - 48 - 30

I - 49 - 31

⋮

9 - 57 - 39

We give i/p only single values 00 - 0A, 01 - 09

If the value is less than 10, (given ASCII value)
by adding 30, we get Hexa number, but if
it is greater than 10, we add 30 + 7 to ASCII
value to get Hexa Value.

5. Write a program to convert a given Hexa number to ASCII value

→ We give i/p Hexa value and subtract 30 from
it for 0A to 10 numbers, but if the number
is beyond those, we must subtract 30 and
7 also from given Hexa Value to get ASCII
value

12-02-17

ArithmeticAddition/Subtraction of Signed Numbers

For 2-bit addition:

$$\begin{array}{r}
 & 0 & 0 & 1 \\
 & 0 & 1 & 0 \\
 \hline
 0 & 01 & 10 & 0
 \end{array}$$

3-bit addition:

x_i	y_i	carry _(cin)	sum _{s_i}	Carry out ($c_{out} = c_{i+1}$)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x_i	y_i	\bar{x}_i	\bar{y}_i	$\bar{x}_i \bar{y}_i c_i$	$\bar{x}_i y_i \bar{c}_i$	$x_i \bar{y}_i \bar{c}_i$	$x_i y_i \bar{c}_i$	$x_i y_i c_i$	$x_i \bar{y}_i c_i$	$\bar{x}_i y_i c_i$	$\bar{x}_i \bar{y}_i \bar{c}_i$	$\bar{x}_i \bar{y}_i c_i$	$x_i \bar{y}_i \bar{c}_i$	$x_i \bar{y}_i c_i$	$\bar{x}_i y_i \bar{c}_i$	$\bar{x}_i y_i c_i$
0	0	1	1	1	1	0	0	0	1	1	0	0	1	1	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


$$S_i = \bar{x}_i \bar{y}_i c_i + \bar{x}_i y_i \bar{c}_i + x_i \bar{y}_i \bar{c}_i + x_i y_i c_i$$

$$S_i = x_i \oplus y_i \oplus c_i$$


$$C_{i+1} = y_i c_i + x_i c_i + x_i y_i$$

$$C_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

S_i :




C_{out} :




Half Adder (HA) takes two numbers as input and produces one sum bit and one carry bit as output.
Full Adder (FA) takes three numbers as input and produces one sum bit and one carry bit as output.

Full Adder Circuit:




4-bit Ripple Carry Adder | 4-bit Addition using 4 Full Adders | Ripple Carry Adder:



- 4 full adders using cascading | cascaded together.
- $c_0 = 0 \Rightarrow$ Addition $c_0 = 1 \Rightarrow$ Subtraction .

But, for subtraction, we must give $c_0 = 1$ and y input and complement these two for y -input. (y is complemented, and we add 1 to $x \Rightarrow x - y = x + y' + 1$)

General Addition | Subtraction Circuit (n-bit)



Overflow (for unsigned numbers $10-7 = \text{magnitude}$)

- While performing n -bit addition, if $(n+1)$ th bit occurs, overflow occurs, if $(n+1)$ th bit does not occur, overflow does not occur.

Overflow (for signed numbers $10-6 = \text{magnitude}$, $7 = \text{MSB} = \text{sign}$)

- No overflow for addition of two opposite sign numbers, i.e., subtraction. No overflow in subtraction.

- Overflow may occur when we perform operations between two positive numbers or two negative numbers.

- Range of Signed numbers:

$$\underbrace{11111111}_{-127} \text{ to } \underbrace{01111111}_{+127}$$

Eg. $65 + 63 = 128 \rightarrow \text{overflow}$

Eg. $65 + 43 = 108 \rightarrow \text{no overflow}$

Eg. $-66 - 66 = -132 \rightarrow \text{overflow}$

Eg. $-66 - 26 = -92 \rightarrow \text{no overflow}$

- To check for overflow, we need to observe last two carry bits c_n and c_{n-1} and perform X-OR of them. If X-OR is 1, there is an overflow, and if X-OR is 0, there is no overflow.

$$c_n \oplus c_{n-1} = \begin{cases} 1 & \rightarrow \text{overflow if } c_n, c_{n-1} \text{ are not same} \\ 0 & \rightarrow \text{no overflow (if both } c_n, c_{n-1} \text{ are same)} \end{cases}$$

Eg) $-66 - 66 = 16 - 66 = 2 - 4$

$$\begin{array}{r} 11000010 \\ \text{Subtract} \\ 11000010 \\ \hline 10000010 \end{array}$$

$(164 + 2 = 66)$

Eg. $-66 - 66 =$

$$\begin{array}{r} 11000010 \\ \text{Subtract} \\ 11000010 \\ \hline 10000010 \end{array}$$

→ overflow

Eg. $65 + 63 = 01000001$

$$\begin{array}{r} 0100111111 \\ \text{Subtract} \\ 10000000 \end{array}$$

different, overflow occurs

Eg. $-66 - 66$

$$+66 \Rightarrow 01000010$$

$$+66 \text{ is } \Rightarrow 10111101$$

$$-66 \Rightarrow 10111110$$

$$(\text{unsigned}) \Rightarrow 11000010$$

$$\begin{array}{r} 11000010 \\ \text{Subtract} \\ 10000000 \\ \hline 10000000 \end{array}$$

different, overflow occurs

$$x - y = x + \bar{y} + 1$$

Fast Adder:

- To generate c_1 , we use 2 gates, c_2 , 4 gates, c_3 , 6 gates, c_n , $2n$ gates in ripple adder.
- To generate s_{n-1} , we use $2n-1$ gates.
- Time delay is $2n$ AND for carry.
- 8 bit addition = 16 delay.
- Performance can be improved in 2 ways:
 - i) Using High End Circuits (fast AND, OR, XOR gates).
 - ii) Using Augmented Network Gate Structure
 - ↳ circuit is comparatively big, but time delay is reduced, performance is increased.
- Using Augmented Network Gate Structure - Fast Adder

$$s_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + y_i c_i + x_i c_i$$

$$= x_i y_i + (x_i + y_i) c_i$$

$$= G_i + P_i c_i$$

G_i = Generate Function for stage 'i' = $x_i y_i$

P_i = Propagate Function for stage 'i' = $x_i + y_i$

→ When $x_i = 1$ and also $y_i = 1$, $G_i = 1$

→ $c_{i+1} = 1$ when $G_i = 1$, irrespective of c_i

→ Propagate function is going to produce output carry for input carry (when $c_i = 1$) if $x_i = 1$ or $y_i = 1$.

→ Both G_i and P_i do not depend on carry, so we can generate them parallelly, at a single delay. So, the delay is reduced, performance is increased.

Basic structure:


$$P_i = x_i + y_i = x_i \oplus y_i$$

But for bot $x_i y_i = 1$

$G_i = 1$, so $c_i + 1 = 1$ irrespective of $P_i \Rightarrow$ reversability of $x_i \oplus y_i$


$$\begin{array}{r} x_i + y_i \\ \oplus \\ \hline c_i \end{array}$$
$$\begin{array}{r} x_i \oplus y_i \\ \oplus \\ \hline c_i \end{array}$$
$$\begin{array}{r} 0 0 0 \\ 0 0 0 \\ \oplus \\ 0 1 1 \\ 1 0 1 \\ \oplus \\ 1 1 0 \end{array}$$
$$\begin{array}{r} 0 0 0 \\ 0 0 0 \\ \oplus \\ 0 1 1 \\ 1 0 1 \\ \oplus \\ 1 1 0 \end{array}$$

$x_i \quad y_i \quad x_i \quad y_i \quad c_i$



~~Bit first adder:~~

4-bit carry look ahead adder (CLA):



$$\begin{aligned}
 c_i &= G_{i-1} + P_{i-1} c_{i-1} & c_{i-1} &= G_{i-2} + P_{i-2} c_{i-2} \\
 c_{i+1} &= G_i + P_i c_i \\
 &= G_i + P_i (G_{i-1} + P_{i-1} c_{i-1}) \\
 &= G_i + P_i G_{i-1} + P_i P_{i-1} c_{i-1} \\
 &= G_i + P_i G_{i-1} + P_i P_{i-1} (G_{i-2} + P_{i-2} c_{i-2}) \\
 &= G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + P_i P_{i-1} P_{i-2} c_{i-2} \\
 &= G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots \\
 &\dots + P_i P_{i-1} P_{i-2} \dots + P_i G_0 c_0
 \end{aligned}$$

$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} P_{i-2} \dots G_0 + P_i P_{i-1} P_{i-2} \dots G_0$$

→ We get carry bit only by multiplication and addition of P_s and G_s , so at ($1+2+1=4$)

1 gate $= P_0 G_0$; 2 gate $=$ to generate carries (AND + OR gates)
(delay) (delay)

1 gate (delay) = to get all sums

so, by using 4 gate delays we get the result using carry look ahead addition.

It is independent of the number of gates used.

→ The name of the technique used in fast adder is - Carry Look Ahead Addition

→ Consider 4-bit look ahead addition, write the formulae for C_1, C_2, C_3, C_4

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

→ For 4-bit carry look ahead addition, we have 5 inputs to 1 AND gate: ($P_3 P_2 P_1 P_0 C_0$)

For 8-bit carry look ahead addition, we have many more constraints.

→ Fan-in constraint condition

- Maximum number of bits that can be given to a single gate.

- Maximum 5-input gate is easy to develop, so more than that, it is difficult to generate and more costly.

→ So, if we use group of given B-cells as 1 unit, we can use many units to generate higher bit carry look ahead addition, since we can perform only 4-bit carry look ahead addition by satisfying fan-in constraint.

$$8\text{-bit addition} = 2 \times 4\text{-bit addition}$$

$$16\text{-bit addition} = 4 \times 4\text{-bit addition}$$

$$32\text{-bit addition} = 8 \times 4\text{-bit addition}$$


→ 32 bit ripple adder

Final carry = 64 delays

Final sum = 63 delays

Final carry = $(7 \times 2) + 3 = 17$ delays

32 bit fast adder



$$C_4 = 3 \underset{\text{gate}}{\cancel{\text{stage}}} \text{ delays } (1+2, \text{ no sum})$$

$$C_8, C_{16}, \dots = 2 \text{ gate delays } (P_i G_i \text{ already generated})$$

→ We may reduce the gate delays further by generating all carries C_4, C_8, C_{12}, \dots parallelly. We can perform this by generating Higher Order Generate and Propagate functions.

15-02-18

Multiplication (unsigned number)

Unsigned Numbers

$M \leftarrow 1101 \leftarrow 13 \leftarrow n \leftarrow$ Multiplicand

$Q \leftarrow 1011 \leftarrow 11 \leftarrow q \leftarrow$ Multiplier

Multiplicand and multiplier must have same no. of bits

$q_{n-1} = 1 \Rightarrow$ Add M to A, Sh_q CAQ

$= 0 \Rightarrow$ Sh_q CAQ

Sh_q: Shift right CAQ = combined CAQ is less

While Sh_q CAQ, LSB (q_n) is least, 0 is always

placed at MSB, Sc = Serial counter = no. of bits

q_n = last bit = lsb of Q, process stops when Sc:

Sc	q_n	Operation	C	A	q_n	Sc
1	0	ADD AM	0	0000	1011	4
		Shift CAQ	0	1101	1011	
		Shift CAQ	0	0110	1101	3
1	ADD M	① 0	1110	1	0011	1102
		Shift CAQ	0	1001	1110	2

0	Shr CAA	0	0100	1111	1	
1	ADD M	10	1101			
		1	0001	1111		
	Shr CAA	0	1000	1111	0	

process stops

$$10001111 = 143, 11 \times 13 = 143$$

Hence, the process is right

eg.

Multiplicand	$\leftarrow M \leftarrow 12$	= 1100
multiplier	$\leftarrow q \leftarrow 9$	= 1001

<u>Qn</u>	<u>Operation</u>	<u>C</u>	<u>A</u>	<u>Q Qn</u>	<u>Sc</u>
4		0	0000	1001	4
	ADD M		1100		
		0	1100	1001	
	Shr CAA	0	0110	0100	3
0	Shr CAA	0	0011	0010	2
0	Shr CAA	0	0001	1001	1

<u>Qn</u>	<u>Operation.</u>	<u>C</u>	<u>A</u>	<u>Q An</u>	<u>Sc</u>
0		0	0001	1001	X-1
1	ADD M	0	<u>1100</u>	1101	1001
	Shr CAq	0	0110	1100	0

Process steps

$$0110 \ 1100 = 108, 12 \times 9 = 108$$

Hence, the process is right

While performing Shr CAq

→ Lsb is lost

→ 0 is always placed at MSB

Eq. To find magnitude:

$$\rightarrow \begin{smallmatrix} 1 & 1 & 1 & 1 & 0 \\ 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{smallmatrix} \boxed{0}$$

$$-2^3 = -2$$

$$\rightarrow \begin{smallmatrix} 1 & 1 & 0 & 1 & 1 \\ 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{smallmatrix} \boxed{0}$$

$$= 0 + -2^3 + 2^2 + 0 - 2^0 = -8 + 4 - 1 = -5$$

$$\rightarrow \begin{smallmatrix} 1 & 0 & 1 & 0 & 1 \\ 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{smallmatrix} \boxed{0}$$

$$01010_1 - 2^4 + 2^3 - 2^2 + 2^1 - 2^0 = 1$$

$$= -16 + 8 - 4 + 2 - 1 = -21 + 10 = -11$$

Signed Numbers Multiplication - Booth Algorithm

→ We must consider an extra register Q_{n+1} that can store one bit.

→ Q_n is the lsb of the multiplier.

→ We must compare the values of Q_n and Q_{n+1} .

$$\begin{aligned} \rightarrow Q_n Q_{n+1} &= 00 \rightarrow \text{ashr } A_Q \\ &= 10 \rightarrow \text{Subtract } M \text{ from } A, \text{ ash } A_Q \\ &= 01 \rightarrow (= \text{ADD } \bar{M} + 1 \text{ to } A; \text{ ash } A_Q) \\ &= 11 \rightarrow \text{Add } M \text{ to } A, \text{ ash } A_Q \end{aligned}$$

→ ash $\rightarrow A_Q$

⇒ Arithmetic shift right the values in registers A_Q

⇒ MSB is the same, shift right is performed.

lsb is lost.

→ While addition, if we encounter any carry, we must neglect it.

→ SC = Shift Counter

We must initialise it to no. of bits in

multiplicand or multiplier.

→ $M \leftarrow$ multiplicand

$Q \leftarrow$ multiplier

Multiplicand and multiplier must have

same no. of bits

→ Initially, $A = 0$ (or no. of bits), $Q_{n+1} = 0$

Eg. $M \leftarrow$ Multiplicand $\leftarrow 13$
 $A \leftarrow$ Multiplier $\leftarrow -6$

$$M = 01101 \text{ (signed)}$$

$$\bar{M} = 10010$$

$$\bar{M} + 1 = 10011$$

$$+ 6 \Rightarrow 00110$$

$$+ \bar{6} = 11001$$

$$+ 1$$

$$\underline{00000} = -6$$

$$(286+1)$$

$a_n \ a_{n+1}$	Operation	<u>A</u>	a_n	a_{n+1}	SC
		00000	11010	0	5
0 0	ash ₂ Aq	00000	01101	0	4
1 0	sub M = add $\bar{M} + 1$	10011			
		10011	01101	0	
	ash ₂ Aq	11001	10110	1	3
0 1	Add M	01101			
		100110	10110	1	
	ash ₂ Aq	00011	01011	0	2
1 0	sub M = odd $\bar{M} + 1$	10011			
		10100	01011	1	8
	ash ₂ Aq	11011	00100	1	1
1 1	ash ₂ Aq	11001	10010	1	0

$$\begin{array}{r}
 110010 \\
 \times 1101 \\
 \hline
 110010 \\
 00010 \quad 01101 \\
 \hline
 00010 \quad 01101 \\
 \hline
 00010 \quad 01101 \\
 = -78
 \end{array}$$

592 256 128 64 32 16 8 4 2 1

$\therefore 13x - 6 = -78$ $00010 \quad 01101 = -78$

Hence, process is right

Multiplicand $\leftarrow M \leftarrow 15$

Multiplicand $\leftarrow Q \leftarrow -3$

$M = 01111$ (signed) $+3 = 00011$

$M = 10000$

$+ \bar{3} = 11100$

$M+1 = 10001$

-1

$11101 = -3$ (25+1)

Q_{n+1}	Operation	A	Q_n	Q_{n+1}	Sc
				↓	
		00000	11101	0	5
10	sub $M > add \bar{q}_1$	10001			
		10001	11101	0	
	ash ₂ AG	11000	11110	1	4
01	Add M	01111			
		00111	11110	1	
	ash ₂ AG	00011	11111	0	3

Q_{n+1}	Operation	A	Q_n	Q_{n+1}	SC
		00011	11111	0	3
10	Sub N = Add \bar{A}	100,0'1	11111	0	0
		10100	11111	0	1
11	as hq Ag	11010	01111	1	1
11	as hq Ag	11110	10011	1	0

Result: 1111010011

Result $\Rightarrow 0000101100$

$$\begin{array}{r}
 & & & & 1 \\
 & + & & & \\
 0 & 0 & 0 & 0 & 1, 0, 1, 1, 0, 1 \\
 \hline
 5 & 2 & 0 & 5 & 6 & 4 & 3 & 2 & 1
 \end{array} \Rightarrow -45$$


$$5x - 3 = -45 \Rightarrow 0000101101$$

and result $= -45$


Hence, the process is right

$$\begin{array}{r}
 & 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\
 \text{Eq. } & 0 & 1 & 1 & 1 & 0 & \boxed{0} & = & +14 \\
 & \downarrow & & & & & & & \\
 \rightarrow \text{in no format} & \downarrow & \text{assume} & & & & & & \\
 & +2^4 & -2^1 & = +16 - 2 = +14
 \end{array}$$

Flowchart for unsigned multiplication



→ Flowchart for Signed Multiplication (Booth Algorithm)




→ Block Diagram for Simple Multiplication Algorithm

$M \leftarrow M_m M_{m-1} \dots M_3 M_2 M_1 M_0 \leftarrow$ Multiplicand

$Q \leftarrow Q_n Q_{n-1} \dots Q_3 Q_2 Q_1 Q_0 \leftarrow$ Multiplier

[Both M and Q must have same no. of bits, else, make them same by adding at '0' at the L.H.S.).

Cell:



Simple Multiplication:

$$\begin{array}{r} \text{Multiplicand: } 1010101 \\ \times \text{Multiplier: } 1010101 \\ \hline \text{Partial Product: } 1010101 \\ \quad 1010101 \\ \hline \end{array}$$

$$\begin{array}{r} \text{Multiplicand: } 1010101 \\ \times \text{Multiplier: } 1010101 \\ \hline \text{Partial Product: } 1010101 \\ \quad 1010101 \\ \hline \end{array}$$

$$\begin{array}{r} \text{Multiplicand: } 1010101 \\ \times \text{Multiplier: } 1010101 \\ \hline \text{Partial Product: } 1010101 \\ \quad 1010101 \\ \hline \end{array}$$

$$\begin{array}{r} \text{Multiplicand: } 1010101 \\ \times \text{Multiplier: } 1010101 \\ \hline \text{Partial Product: } 1010101 \\ \quad 1010101 \\ \hline \end{array}$$

→ Finding the Quantity of a Number

Set Bit $i=3$

$$\begin{array}{cc} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} \quad \begin{array}{l} 0 \times M = 0 \\ + 1 \times M = M \\ - 1 \times M = -M = \bar{M} + 1 \\ 0 \times M = 0 \end{array}$$

2nd method of Booth Algorithm → Booth Multiplication Bit Pair

$$\begin{array}{l} 23 = M = -6 = \bar{N} \\ \bar{N} + 1 = 10011 \\ \bar{N} = 10010 \end{array} \quad \begin{array}{l} N = 01101 \\ -6 = 11010 \end{array}$$

$$\begin{array}{r}
 01101 \\
 11010 \\
 \hline
 0-1+1-10 \\
 \hline
 00000 \underline{0}00000 \quad // 0
 \end{array}
 \quad \text{Multiplicand}$$

$$\begin{array}{r}
 11010 \\
 \underline{1}0011 \\
 \hline
 000\underline{0}1101
 \end{array}
 \quad \text{Multiplier}$$

$$\begin{array}{r}
 000\underline{0}1101 \\
 \underline{1}10011 \\
 \hline
 \textcircled{0}00000
 \end{array}
 \quad \text{Multiples after shift}$$

$$\begin{array}{r}
 00000 \\
 \underline{1}10011 \\
 \hline
 11101010
 \end{array}
 \quad // 0$$

$$\begin{array}{r}
 11101010 \\
 \underline{1}00110 \\
 \hline
 11100110
 \end{array}
 \quad // 2's of $M = \bar{M} + 1$$$

$$\begin{array}{r}
 11100110 \\
 \underline{01101} \\
 \hline
 11101101
 \end{array}
 \quad // M$$

$$\begin{array}{r}
 11101101 \\
 \underline{11010} \\
 \hline
 00101010
 \end{array}
 \quad // 2's of $M = \bar{M} + 1$$$

$$\begin{array}{r}
 00101010 \\
 \underline{01101} \\
 \hline
 11010101
 \end{array}
 \quad // 0$$

$$\begin{array}{r}
 11010101 \\
 \underline{-11010} \\
 \hline
 00000000
 \end{array}
 \quad // 0$$

$$\begin{array}{r}
 00000000 \\
 \underline{-11010} \\
 \hline
 -11010
 \end{array}
 \quad = -78$$

Booth Algorithm

$M \leftarrow$ Multiplicand $\leftarrow 12$

$Q \leftarrow$ Multiplier $\leftarrow -10$ ~~Multiplicand~~ $\leftarrow 10$

$M = 01100$ (signed) $+ 10 \Rightarrow 011010$

$\bar{M} = 10011$ $\bar{10} \Rightarrow 10101$

$$\begin{array}{r} M + \bar{M} \\ \hline 10100 \end{array} = -10$$

$$\begin{array}{r} + , 1 \\ \hline 10100 \end{array}$$

Q_{n+1}	Operation	A	Q_n	Q_{n+1}	Sc
		00000	10110	0	5

00	ashr Aq	00000	01011	0	4
----	---------	-------	-------	---	---

10	Sub M = add \bar{M}	10100			
----	-----------------------	-------	--	--	--

		10100	01011	0	
--	--	-------	-------	---	--

	ashr Aq	11010	00101	1	
--	---------	-------	-------	---	--

11	ashr Aq	11101	000110	1	2
----	---------	-------	--------	---	---

01	add M	101100			
----	-------	--------	--	--	--

		101001	00010	1	
--	--	--------	-------	---	--

	ashr Aq	00100	10001	0	1
--	---------	-------	-------	---	---

01		00100	10001	1	1
10	Sub M = add $\bar{M} + 1$	10100			
		11000	10001	1	0

asha AQ

Result: 11100 01000

Result: 00011 10111

Result + 3; 00011 10111

$$\begin{array}{r} 00011 \quad 10111 \\ \hline 60011 \quad 11000 \\ \hline 512 \quad 256 \quad 128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1 \end{array} = -120$$

$$12x - 10 = -120$$

Hence, the process is right

Eg. $M \leftarrow$ Multiplicand $\leftarrow 15$

$Q \leftarrow$ Multiplier $\leftarrow 6$

$$M = 01111$$

$$Q = G = Q = 00110$$

$$\bar{M} + 1 = 10001$$

$$\bar{M} + 1 = 10001$$

<u>q_n</u>	<u>Operation</u>	<u>A</u>	<u>q_n</u>	<u>q_{n+1}</u>	<u>Sc</u>
00	ash ₂ AQ	00000	00110	0	5
10	Sub H = add R ₁ S	10001			
		10001	00011	0	
	ash ₂ AQ	11000	10001	1	3
11	ash ₂ AQ	11100	01000	1	2
01	Sub H = add R ₁ S	10001			
		001101	01000	1	
	ash ₂ AQ	00110	10100	0	4
00	ash ₂ AQ	00011	01010	0	0

00011 01010

64 32 18 4 2 1

26-02-28

(Booth Multiplication)

Eg. Booth Algorithm = Bit Pair Recording of Multiplication

$M \leftarrow 13 \quad M \leftarrow 01101 \quad \bar{M} \leftarrow 10010 \quad \bar{M} \times 1 = 10001$

$Q \leftarrow -5 \quad Q \leftarrow 00101 \quad \bar{Q} \leftarrow 11010 \quad \bar{Q} \times 1 = 11011$

$$\begin{array}{r} 01101 \\ 11011 \quad 0 \\ \hline 0-1+10-1 \\ 11111 \quad 10011 \\ 00000 \quad 0000 \\ 00001 \quad 101 \\ 11100 \quad 111 \\ 00000 \quad 0 \\ \hline 1111011111 \end{array}$$

512 256 128 64 32 16 8 4 2 1

0 0 -128 + 64 0 0 0 0 -1

$$= -128 + 64 - 1 = -64 - 1 = -65$$

$$\therefore 13 \times -5 \\ = -65$$

Hence Proved

Advantages of Bit Pair Recording of Multipliers (Booth Multiplex)

i) Multiplier = +1 -1 +1 -1 +1 -1 +1 -1

=> Worst Case

ii) Multiplier = -1 00000 +1 00000

(continuous 1s or continuous 0s)

=> Best Case

iii) Multiplier = +1 +1 00 +1 -1 00 -1 +1 00

=> Average Case

Fast Multiplication - Bit Pair Recording of Multipliers

$$\begin{array}{ccccccc} i+1 & & i & & i-1 & & \\ \overbrace{0 \dots 0}^0 & \overbrace{0 \dots 0}^0 & \overbrace{0 \dots 0}^0 & & & & 0 \times M \\ \hline \overbrace{0 \dots 0}^0 & \overbrace{0 \dots 0}^0 & \overbrace{1}^1 & & & & +1 \times M \\ \hline \overbrace{0 \dots 1}^1 & \overbrace{1 \dots 1}^0 & \overbrace{0}^0 & & & & +1 \times M \\ \hline \overbrace{0 \dots 1}^1 & \overbrace{1 \dots 1}^0 & \overbrace{1}^1 & & & & +2 \times M \\ \hline \overbrace{1}^1 & \overbrace{-1}^0 & \overbrace{0}^0 & & & & -2 \times M \\ \hline \overbrace{1}^1 & \overbrace{-1}^0 & \overbrace{1}^1 & & & & -1 \times M \\ \hline \overbrace{1}^1 & \overbrace{1}^0 & \overbrace{-1}^0 & & & & -1 \times M \\ \hline \overbrace{1}^1 & \overbrace{1}^0 & \overbrace{1}^1 & & & & 0 \times M \end{array}$$

→ In booth multiplication algorithm, for 10 bits, we must add 10 times, but here, we add only 5 times, it reduces time.

$$\text{Eq. } 13x - 6$$

$13 \leftarrow$ Multiplier ^{Card} $\leftarrow M$

$$M = 01101 \quad \bar{M} = 10010 \quad \bar{M} + 1 = 10011$$

$-6 \leftarrow$ Multiplier & Q

$$Q = 00110 \quad \bar{Q} = 11001 \quad \bar{Q} + 1 = 11010$$

$$-6 = \bar{Q} + 1 = 110100$$

$$0 - 1 + 1 - 1 0 \Rightarrow -6 \text{ Recoded}$$

$$0 - 1 + -2 + 1 + 0 = 10110011$$

$$+1 = M \quad -1 = \bar{M} \quad +2 = RLC \quad M = -2 = RLC \quad \bar{M} + 1 = 0 = 0$$

same M add 1LSB + 0 same \bar{M} add 1LSB + 0

$$01101$$

$$\rightarrow 0 - 1 - 2$$

$$1111 \textcircled{1} 00110$$

$$111\textcircled{1} 0011$$

$$000000$$

$$111100110010$$

$$1] 1110110010 [0$$

$$512 \ 256 \ 128 \ 64 \ 32 \ 16 \ 8 \ 4 \ 2 \ 1$$

$$00 \cdot 512 + 64 - 0 - 32 + 0 + 4 - 2 = 0$$

$$M \times 2^0 = -78$$

$$M \times 2^0 = 13x - 6$$

Hence Proved

$$13 \times -5$$

13 ← Multiplicand ← M

$$M = 01101$$

$$\bar{M} = 10010$$

$$\bar{M} + 1 = 10011$$

-5 ← Multiplier ← Q

$$Q = 00101$$

$$\bar{Q} = 11010$$

$$\bar{Q} + 1 = 11011$$

$$-5 = \bar{5} + 1 = 110110$$

$$0-1+1 \quad 0-1 \Rightarrow -5 \text{ Reversed}$$

$$0-1 \quad -1$$

$$+1 = M \quad -1 = \bar{M} \quad +2 = \text{RLCM} \quad -2 = \text{RLC } \bar{M} + 1 \quad 0 = 0$$

same M add 1sb+0

same \bar{M} add 1sb+0

$$01101$$

$$\times 0-1-1$$

$$11111 \quad 0011$$

$$1110011$$

$$000000$$

Leave 2 gaps while

writing : we consider 2 bits

$$1111$$

$$\boxed{1} \boxed{1} \boxed{1} \boxed{0} \boxed{1} \boxed{1} \boxed{1} \boxed{1}$$

$$512 \quad 256 \quad 128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1$$

$$00-128+6400000-1$$

$$= -128 + 64 - 1$$

$$= -65$$

$$= 18 \times -5$$

Hence Proved

27-02-'18



Fast Multiplication - Carry Save Addition (CSA Algorithm)


$$\begin{array}{r} 45 \text{ (M)} \\ \times 63 \text{ (Q)} \end{array}$$

$$\begin{array}{r} 101101 \\ \times 111111 \\ \hline 101101 \quad \text{Partial Product A} \\ 101101 \quad \text{B} \\ 101101 \quad \text{C} \\ 101101 \quad \text{D} \\ 101101 \quad \text{E} \\ \hline 10110001001 \end{array}$$

Summands

(If the carry is 92nd bit, consider it, else,
if the carry is 13th bit, neglect it in G6)

? Schematic Representation of CSA



→ We are saving the carry and sending it to the next level.

P.T.O.



Eg. 45 (M)

$\times 63$ (Q)

R.D. 0 3 7

CSA level 1

$$\begin{array}{r}
 101101 \\
 101101 \\
 101101 \\
 \hline
 11000011 \quad S_1
 \end{array}
 \quad
 \begin{array}{r}
 101101 \\
 101101 \\
 \hline
 11000011 \quad S_2
 \end{array}$$

$$\begin{array}{r}
 00111100 \quad C_1 \\
 \hline
 00111100 \quad C_2
 \end{array}$$

// While addition, do not do normal addition with carry
Write sum and carry separately

CSA level 2:

$$\begin{array}{r}
 110110000111S_1 \\
 0011010111100 \quad C_1 \\
 \hline
 11000011 \quad S_2
 \end{array}$$

$$\begin{array}{r}
 11010100011 \quad S_3 \\
 010111010011 \quad S_4
 \end{array}$$

$$\begin{array}{r}
 00001011000 \quad C_3 \\
 001010100000 \quad C_4
 \end{array}$$

// While addition, do not do
normal addition with carry,
write sum and carry
separately. While adding
 S_2 , leave one extra gap
(*) apart from the normal one.

CSA level 4:

$$\begin{array}{r}
 11010100011 \quad S_3 \\
 00001011000 \quad C_3 \\
 \hline
 00111100 \quad C_2
 \end{array}$$

$$\begin{array}{r}
 010111010011 \quad S_4 \\
 001010100000 \quad C_4
 \end{array}$$

// While addition, do not do
normal addition with carry,
write sum and carry
separately. While adding C_2 ,
leave two extra gaps (*)
apart from the normal ones.

Addition Product:

$$\begin{array}{r} 010111 \\ 001010 \\ \hline 111100 \end{array}$$

$$[1101100010011 \Rightarrow \text{Final Product}$$

(If the carry is 93rd bit, neglect it, else, consider it.)

Total number of logic gates for 6 by 6 multiplication:

- i) One AND gate for generating six summands.
- ii) To generate S_4, C_4 ; six logic gate delays (assume each CSA level requires two gate delays).
- iii) For adding S_4, C_4 using carry look ahead addition, we require 8 logic gate delays.

$$\Rightarrow \text{Total} = 15 \text{ gate delays (using CSA)}$$

$$\Rightarrow \text{For normal multiplication, total logic gate delays} \\ = 6(n-1) - 1 = 6(6-1) - 1 = 29 \text{ gate delays}$$

Total number of logic gates for 32 by 32 multiplication

- i) One AND gate for generating all summands.
- ii) For 8 CSA levels, we require $8 \times 2 = 16$ logic gate delays to get S_n, C_n .

- iii) For adding S_n, C_n using carry look ahead addition, we require 12 logic gate delays.

$$\Rightarrow \text{Total} = 29 \text{ gate delays (using CSA)}$$

$$\Rightarrow \text{For normal multiplication, total gate delays} \\ = 6(n-1) - 1 = 6(32-1) - 1 = 985 \text{ gate delays}$$

→ Integer Division - Restoring Division, Non Restoring Division

Steps (Restoring Division)

- i) Initialization (q = dividend, $A = (n+1) \text{ D}2$)
- ii) Shift left (msb of A is lost, lsb of q is kept empty)
- iii) Subtract M (divisor) = Add $\bar{M} + 1$
- iv) If msb of A is 0, place 1 in lsb of q and restore the value in A (add M to A).
If msb of A is 1, place 0 in lsb of q and do not restore the value in A , leave it as it is.
- v) Perform ' n ' such cycles, where ' n ' is no. of bits in q .
- vi) Finally, A will have the remainder and Q will have the quotient.

Eg. 111_3 (Restoring Division)

$Q \leftarrow 11 \leftarrow 1011 \leftarrow$ dividend $M \leftarrow 3 \leftarrow$ divisor $\leftarrow 0001_3$

$$M = 0001_3 \quad \bar{M} = 1110_0 \quad \bar{M} + 1 = 1110_1$$

Initialization

00000

1011

Shift

00001

011

Subtract

11101

} First
Cycle

set q_0
to 0

1 11101

1 11101

Restore

0101011

0110

00001

	0 0 0 0 1	0 1 1 0	
Shift	0 0 0 1 0	1 1 0 □	
Subtract	<u>1 1 1 0 1</u>		
	1 1 1 0 1	1 1 0 0	
	1 1 1 1 1	1 1 0 0	Second Cycle
Restore	(1) 0 1 0 1 1		
	<u>0 0 0 1 0</u>	1 1 0 0	
Shift	0 0 1 0 1	1 0 0 □	Third Cycle
Subtract	(2) 1 1 1 0 1		
	1 1 1 0 1	1 0 0 1	
	0 0 0 1 0	1 0 0 1	
Shift	0 0 1 0 1	0 0 1 □	Fourth Cycle
Subtract	(3) 1 1 1 1 0 1		
	1 1 1 1 0 1	0 0 1 1	
	0 0 0 1 0	0 0 1 1	
	Remainder	Quotient	

$$\therefore \text{Remainder} = 10 = 0^2$$

$$\text{Quotient} = 11 = 0^3$$

3) 11(3 → Quotient

-9

2

→ Remainder

Hence Proved

Restoring Division Algorithm:

→ Initializing Q, A and M.

→ Do the following 'n' times: ($n = \text{no. of bits}$)

i) Shift 'N' and 'Q' left one binary position

= Shift left AQ.

ii) Subtract M from A and place the answer back in A = Add $\bar{M} + 1$.

iii) If the sign ^(msb) of A is 1, set Q_0 to 0 and add M back to A; i.e., restore A.

Otherwise, set Q_0 to 1; do not restore

Non Restoring Division Algorithm:

→ Initializing Q, A and M.

i) Do the following 'n' time: ($n = \text{no. of bits}$)

a) If the sign ^(msb) of A is 0, shift A and Q left one bit position and subtract M from A. Otherwise, shift A and Q left and add M to A.

b) Now, if the sign of A is 0, set Q_0 to 1, otherwise, set Q_0 to 0.

ii) If the sign of A is 1, add M to A.

Result

Eq. 1013 (Non Restoring Division)

$Q \leftarrow 10 \leftarrow 1010 \leftarrow \text{divident}$ $M \leftarrow 3 \leftarrow \text{divisor} \leftarrow 00011$

$M = 00011$ $\bar{M} = 11100$ $\bar{M} + 1 = 11101$

	A	Q
Initialization	00000	1010
Shift	00001	010□
Subtract	<u>11101</u>	
	<u>11110</u>	
Set q0 to 0		
Shift	11100	100□
Add	00011	01000
Set q0 to 1	<u>11111</u>	
Shift	11111	000□
Add	<u>01011</u>	
Set q0 to 1	<u>00010</u>	0001
Shift	00100	001□
Subtract	<u>111101</u>	
Set q0 to 0	<u>00001</u>	0011
*	= 0 = no change	
	Remainder	Quotient

$$\therefore \text{Remainder} = 01 = 3$$

$$\text{Quotient} = 11 = 3$$

Hence Proved

$$3) 10 \underset{-9}{\overline{)1}} \rightarrow \text{Quotient}$$

$$\frac{1}{1}$$

$\rightarrow \text{Remainder}$

Eq. 9/4 (Non Restoring Division)

$Q \leftarrow 9 \leftarrow 1001 \leftarrow$ dividend $M \leftarrow 00100 \leftarrow 4 \leftarrow$ divisor

$$M = 00100$$

$$\bar{M} = 11011 \quad \bar{M} + 4 = 11100$$

Initialization

Shift

Subtract

Shift

Add

Shift

Add

Shift

Subtract

Shift

Subtract

Shift

Subtract

A

Q

$$00000$$

$$00001$$

$$11100$$

$$11010$$

$$00100$$

$$11100$$

$$①0,0,100$$

$$00001$$

$$11100$$

$$①0,0,101$$

$$00001$$

$$11100$$

$$①0,0,100$$

$$00001$$

$$11100$$

$$①0,0,101$$

$$1001$$

$$001\boxed{}$$

$$0010$$

$$010\boxed{}$$

$$0100$$

$$100\boxed{1}$$

$$1001$$

$$001\boxed{1}$$

$$0010$$

} First
Cycle

} Second
Cycle

} Third
Cycle

} Fourth
Cycle

$$\therefore \text{Remainder} = 01 = 1$$

$$\text{Quotient} = 10 = 2$$

$$4) 9(2 \rightarrow \text{Quotient}$$

$$\underline{-8}$$

$$\quad \quad \quad 1$$

$$\rightarrow \text{Remainder}$$

Hence Proved

Eq. 10.13 (Restoring Division)

$$q \leftarrow 10101010 \leftarrow \text{dividend} \quad M \leftarrow 00011 \leftarrow 3 \leftarrow \text{divisor}$$
$$M = 00011 \quad \bar{M} = 11100 \quad \bar{M}+1 = 11101$$

	A	Q
Initialization	00000	1010
Shift	00001	010 □
Subtract	<u>11101</u>	
	<u>Set q0 to 0 ← 1110</u>	0101
Restore	<u>①0,0,0,1,1</u>	
	00001	0101
Shift	00010	101□
Subtract	<u>11101</u>	
	<u>Set q0 to 0 ← 1111</u>	1010
Restore	<u>①0,0,0,1,1</u>	
	00010	1010
Shift	00101	010□
Subtract	<u>①1,1,1,0,1</u>	
	<u>Set q0 to 1 ← 00010</u>	0101
Shift	00100	101□
Subtract	<u>①1,1,1,0,1</u>	
	<u>Set q0 to 1 ← 00001</u>	1011
		Quotient Remainder

28-02-18




Floating Point Numbers and Operations

→ IEEE Standards

- IEEE - 32 Single Precision

- Can display upto 8 to 10 bits after decimal point



$$(\text{bias}) \quad E' = E + 127$$


$$0 \leq E' \leq 255$$

$$[\text{excess} - 127] \quad -127 \leq E \leq 128$$

$$\boxed{\text{Value} = \pm 1 \cdot M \times 2^{E' - 127}}$$

- IEEE - 64 Double Precision

- Can display upto 16 or more bits after decimal p



$$(\text{bias}) \quad E' = E + 1023 \quad [\text{excess} - 1023]$$

$$\boxed{\text{Value} = \pm 1 \cdot M \times 2^{E' - 1023}}$$

$$\text{Eq. } 102.56 = 1.0256 \times 10^2 \quad 0.0123 = 1.23 \times 10^{-2}$$

(move left (point) = +ve power, move right (point) = -ve power)

$$1.23 \times 10^{-2} \rightarrow \text{Exponent (E)}$$

Mantissa (M)

Normalization: to have a single digit before point

$$\text{Eq. } 12.0625$$

$$12 = 1100$$

$$0.625 = 101$$

$$0.625 \times 2 = 1.250$$

$$0.250 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

$$\therefore 12.0625$$

$$= 1100.101$$

$$= 1.100101 \times 2^3$$

$$E' = E + 3 = 3 + 3 = 130$$

$$\text{Eq. } 23.0125$$

$$\begin{array}{r} 2 \\ 23 = 10111 \end{array} \begin{array}{r} 2 \\ 11-1 \\ 2 \\ 5-1 \\ 2 \\ 2-1 \\ 1-0 \end{array}$$

$$0.125 =$$

$$0.125 \times 2 = 0.2500$$

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

$$\therefore 23.0125$$

$$= 10111.001$$

$$= 1.0111001 \times 2^4$$

$$E' = E + 4 = 102$$

0	10000010	10010100...00
---	----------	---------------

$$(= 130) \quad (= 1.100101)$$

0	10000000011	011100100...00
---	-------------	----------------

If 0.0125 is there,

$$0.0125 \times 2 = 0.0250 \quad 0.1 \times 2 = 0.200 \quad 0.8 \times 2 = 1.6$$

$$0.0250 \times 2 = 0.0500 \quad 0.2 \times 2 = 0.40 \quad 0.6 \times 2 = 1.2$$

$$0.05 \times 2 = 0.1000 \quad 0.4 \times 2 = 0.80 \quad 0.2 \times 2 = 0.4$$

→ Special Values

In IEEE standards (IEEE-754), we represent normal values only from $1 \leq E' \leq 254$.

We represent use 0 and 255 for special values.

Special Values:

Not possible

to normalize

these

numbers

(all 4 types)

- $E' = 0$ and $M = 0 \Rightarrow \pm 0$
- $E' = 255$ and $M = 255 \Rightarrow \pm \infty$
- $E' = 0$ and $M \neq 0 \Rightarrow$ Denormal Numbers (smallest number)
- $E' = 255$ and $M \neq 0 \Rightarrow$ NaN (Not a number) (e.g. $0/0, \sqrt{-1}$)

→ Exceptions

i) Underflow Exception ($E < -127$, Not possible to represent using IEEE-754)

ii) Overflow Exception ($E > 128$, Not possible to represent using IEEE-754)

iii) Divide By Zero Exception (Not possible to divide by zero)

iv) Inexact Exception (we need to round off the value to normalize, we do not get exact value when we try to off e.g. we could not get accurate result for 0.0125)

v) Invalid Exceptions (Invalid numbers, e.g. $0/0, \sqrt{-1}$)

→ Guard Bits and Truncation

- In IEEE-32 bit format, to represent Mantissa, we have only 23 bits. But, if we get only more than 23 bits in Mantissa, the extra bits are called Guard Bit.
- To solve this problem, we use Truncation - More bits setting in 23 bits is called Truncation.
Using rounding off techniques, we eliminate odd bits
- We have three techniques for truncation:
 - i) Chopping ii) Von-Neuman iii) Rounding
- i) Chopping
 - Eliminate any extra bits after 23, irrespective of them being 1's or 0's, more error rate
 - $0.b_1 b_2 b_3 000 \xrightarrow{b_4 b_5 b_6} 0.b_1 b_2 b_3 111 = 0.b_1 b_2 b_3$
 - Error is not symmetric, it is positive, not -ve
- ii) Von-Neuman
 - If all are 0's in guard bits, follow chopping, if atleast 1 is present, make 1st of retained bits to 1.
 - $b_4 b_5 b_6 = 000 \Rightarrow 0.b_1 b_2 b_3, b_4 b_5 b_6 \neq 0 \Rightarrow 0.b_1 b_2 1$
- iii) Rounding
 - If guard bit starts with 1, add 0.00...1, if guard bit starts with 0, no change
 - $0.b_1 b_2 b_3 01\dots = 0.b_1 b_2 b_3$
 - $0.b_1 b_2 b_3 1\dots = 0.b_1 b_2 b_3 + 0.00\overline{1}$



Arithmetic Operations



* Algorithm for Addition / Subtraction

- Exponents must be made equal
- Perform addition or subtraction
- Perform normalization if required



* Algorithm for Multiplication

- Add exponents
- Subtract 127 from resulting exponent
- Multiply Mantissas
- Perform normalization if required



* Algorithm for Division

- Subtract exponents
- Add 127 to resulting exponent
- Divide Mantissas
- Perform normalization if required