INTEL UNNATI INDUSTRIAL TRAINING **SUMMER 2023**

PROBLEM DESIGN & IMPLEMENTATION OF SLOW AND STATEMENT

FAST DIVISION ALGORITHM IN COMPUTER

ARCHITECTURE

NAME Ms.N.TURIKA

INSTITUTE NAME B.S.ABDUR RAHMAN CRESCENT INSTITUTE OF

SCIENCE AND TECHNOLOGY

TEAM NAME FIXER

TEAM SIZE 1

MENTOR NAME DR.S.ANUSOOYA

FAST DIVISION ALGORITHM

In this method, the quotient is predicted to the closest approximation to the actual quotient, and then the calculation starts. The algorithms for fast division can be done through the methods Newton–Raphson, and Goldschmidt.


NEWTON-RAPHSON DIVISION ALGORITHM

Newton-Raphson's division algorithm is an iterative method used to approximate the division operation. It is based on finding roots of equations. The algorithm aims to find the reciprocal of the divisor and then multiply it with the dividend to obtain the quotient.

Here are the steps involved in Newton-Raphson's division algorithm:

- 1. Initialize the reciprocal estimate (Q) to an initial guess, such as 1/divisor.
- 2. Update the reciprocal estimate using the formula: Q1= Q * (2 divisor * Q).
- 3. Repeat step 2 until the reciprocal estimate converges to a desired accuracy (i.e., Q = Q1).
- 4. Calculate the quotient by multiplying the dividend with the final reciprocal estimate (Q1).

MEALY STATE MACHINE



MANUAL CALCULATION

TEST CASE (1)

Dividend = 7; Divisor = 2

1) Q = 1/divisor = 0.5

2) Q1 = Q (2 - divisor (Q))
= 0.5 (2 - 2 (0.5))
= 0.5

3) As Q = Q1

Final quotient = Dividend * Q1
= 7 * 0.5
= 3.5

TEST CASE (2)

Dividend = 13; Divisor = 4

1) Q = 1/divisor = 0.25
2) Q1 = Q (2 - divisor (Q))
= 0.25 (2 - 4 (0.25))
= 0.25
3) As Q = Q1

Final quotient = Dividend * Q1
= 13 * 0.25
= 3.25

VERILOG CODE

```
module fast_division1 (
input wire clk,
input wire start,
input wire [3:0] dividend,
input wire [3:0] divisor,
output wire [3:0] quotient
);

reg [10:0] Q;
reg [10:0] Q1;
reg [10:0] final_quotient;
reg [2:0] state;

always @(posedge clk) begin
    case (state)
    0: begin // Idle state, waiting for start signal
    if (start) begin
```

```
Q \le 0;
     Q1 <= 0;
     final quotient <= 0;
     state <= 1;
    end
   end
   1: begin // Step 1: Q = (1 << N) / divisor
    Q = ({2'b00, dividend} << 6) / divisor;
    state <= 2;
   end
   2: begin // Step 2: Q1 = Q * (2^N - divisor * Q)
    Q1 = Q * (({2'b00, 2'b00, 4'b0010} << 6) - divisor * Q);
    if (Q == Q1)
     state <= 4; // Proceed to Step 4 if Q = Q1
    else
     state <= 3; // Repeat Step 2 if Q is not equal to Q1
   3: begin // Step 2 (repeat): Q1 = Q * (2^N - divisor * Q)
    Q = Q1;
    Q1 = Q * (({2'b00, 2'b00, 4'b0010} << 6) - divisor * Q);
    state <= 2;
   end
   4: begin // Step 3: Calculate final quotient as dividend * Q1 >> N
    final quotient = dividend * Q1 >> 6;
    state <= 0; // Return to Idle state
   end
  endcase
 end
 assign quotient = {final_quotient[7:4], final_quotient[3]} + (final_quotient[2]? 1'b1:
1'b0);
endmodule
```

TEST BENCH


```
reg clk;
reg start;
reg [3:0] dividend;
reg [3:0] divisor;
```

```
wire [3:0] quotient;
 fast_division1 DUT (
  .clk(clk),
  .start(start),
  .dividend(dividend),
  .divisor(divisor),
  .quotient(quotient)
 );
 always begin
 #5 clk = ~clk; // Toggle the clock every 10 time units
 end
 initial begin
  clk = 0;
  start = 0;
  dividend = 4'b0111;
  divisor = 4'b0010;
  #10;
  start = 1;
  #10;
  start = 0;
  #10;
  $display("Test case 1: dividend = %d, divisor = %d, quotient = %0d.%01d",
dividend, divisor, quotient[3:2], quotient[1]);
  dividend = 4'b1101;
  divisor = 4'b0100;
  #10;
  start = 1;
  #10;
  start = 0;
  #10;
  $display("Test case 2: dividend = %d, divisor = %d, quotient = %0d.%01d",
dividend, divisor, quotient[3:2], quotient[1]);
  #10;
  $finish; // End the simulation
 end
endmodule
```


SIMULATION RESULT

```
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test case 1: dividend = 7, divisor = 2, quotient = x.x
# Test case 2: dividend = 13, divisor = 4, quotient = x.x
# ** Note: $finish : C:/unnati_fastdivision/fast_divisionl_tb.v(45)
# Time: 70 ps Iteration: 0 Instance: /fast_divisionl_tb
# 1
```


RESULT OF TEST CASE (1)



RESULT OF TEST CASE (2)





RTL VIEWER




STATE MACHINE VIEWER









PIN PLANNER





CHIP PLANNER



AREA REPORT







POWER REPORT

```
Type TD Message

128000 Using Advanced I/O Power to simulate I/O buffers with the specified board trace model

334003 Started post-fitting delay annotation


334004 Delay annotation completed successfully


215049 Average toggle rate for this design is 0.000 millions of transitions / sec


215031 Total thermal power estimate for the design is 420.90 mW

Quartus Prime Power Analyzer was successful. 0 errors, 6 warnings
```


TIMING REPORT








CREATION OF .sof FILE




IMPLEMENTATION ON INTEL FPGA LABORATORY TEST CASE (1)





TEST CASE (2)





14/14