# INTEL UNNATI INDUSTRIAL TRAINING **SUMMER 2023**

**PROBLEM DESIGN & IMPLEMENTATION OF SLOW AND STATEMENT** 

FAST DIVISION ALGORITHM IN COMPUTER

**ARCHITECTURE** 

**NAME** Ms.N.TURIKA

**INSTITUTE NAME B.S.ABDUR RAHMAN CRESCENT INSTITUTE OF** 

**SCIENCE AND TECHNOLOGY** 

**TEAM NAME FIXER** 

**TEAM SIZE** 1

**MENTOR NAME DR.S.ANUSOOYA** 

# DESIGN & INPLEMENTATION OF SLOW AND FAST DIVISION ALGORITHM IN COMPUTER ARCHITECTURE

#### **ABOUT DIVISION ALGORITHM**

A division algorithm is a method or procedure used to perform division operations on numerical values. Division is an arithmetic operation that involves dividing one value (the dividend) by another value (the divisor) to obtain a quotient and a remainder.


#### **DIVISION ALGORITHM IN COMPUTER ARCHITECTURE**

Division algorithms are essential in computer architecture because they provide a way to perform division operations using the available hardware resources and arithmetic operations supported by the computer system.

The design of division algorithms involves considerations such as accuracy, efficiency, speed, and resource utilization. Different division algorithms have varying trade-offs in terms of these factors.

Division algorithm in computer architecture uses registers for storing the numbers and calculations.

# **CLASSIFICATION OF DIVISION ALGORITHM**



#### **SLOW DIVISION ALGORITHM**

Slow division algorithms produce one digit of the final quotient per iteration. Examples of slow division include restoring, non-restoring, and SRT division.


#### **RESTORING DIVISION ALGORITHM**

This algorithm is based on repeated subtraction and shifting to find the quotient and remainder. It involves restoring the dividend in each iteration and comparing it with the divisor. Due to this process, it has been named as Restoring Division Algorithm.

This algorithm is performed for an unsigned integer. Below are the letters and its operations applied in this algorithm.

- Register A contains remainder which will be restored after each iteration and initially it is kept as zero.
- Register Q contains quotient, where n-bit dividend is stored.
- M stores n-bit divisor.

## **FLOWCHART**



# **MANUAL CALCULATION**

# TEST CASE (1)

Dividend (Nr)= 7 (place in Q) and Divisor(Dr) = 2 (place in M),count n=4


Α	Q	OPERATION	COUNT
00000	0111	Initialize	4
00000	111_	Shift left A,Q	
11110	111_	A=A-M	
00000	1110	Q[0]<-0,restore A	
00001	110_	Shift left A,Q	3
11111	110_	A=A-M	
00001	1100	Q[0]<-0,restore A	
00011	100_	Shift left A,Q	2
00001	100_	A=A-M	
00001	1001	Q[0]<-1	
00011	001_	Shift left A,Q	1
00001	001_	A=A-M	
00001	0011	Q[0]<-1	
Final result : Quotient=0011 , Remainder=0001			0

# TEST CASE (2)

Dividend (Nr)= 14 (place in Q) and Divisor(Dr) = 5 (place in M), count n=4

Α	Q	OPERATION	COUNT
00000	1110	Initialize	4
00001	110_	Shift left A,Q	
11100	110_	A=A-M	
00001	1100	Q[O]<-0,restore A	
00011	100_	Shift left A,Q	3
11110	100_	A=A-M	
00011	1000	Q[O]<-0,restore A	
00111	000_	Shift left A,Q	2
00010	000_	A=A-M	
00010	0001	Q[O]<-1	
00100	001_	Shift left A,Q	1
11111	001_	A=A-M	
00100	0010	Q[O]<-0,restore A	
Final result : Quotient=0010 , Remainder=0100			0

#### **MEALY STATE MACHINE**



## **VERILOG CODE LOGIC**

# **Input & Output Assumptions**

Restoring Division algorithm for 4-bit operands in an FSM (Mealy State Machine) format with completely synthesizable Verilog Code.

# Inputs

clk, reset, Nr, Dr (2 operands to be multiplied), start (This pulse indicates start of computation)

## **Outputs**

Q (Quotient), R (Remainder) and done (This pulse indicates the availability of final answer)

1. In IDLE state, we wait for the start pulse. Upon its arrival, move to START state.

- 2. In START state, we follow the same algorithm and perform the computations using verilog logic as long as counter < 3. (Incrementing counter is used)
- 3. Upon counter completion, we send out done pulse and goto IDLE state.

## **VERILOG CODE**

```
module slow_division1(clk,reset,start,Nr,Dr,done,Q,R);
input clk;
input reset;
input start;
input [3:0]Nr,Dr;
output [3:0]Q,R;
output done;
reg [7:0] A,next_A,A_dividend,A_dividend1;
reg next_state, pres_state;
reg [1:0] count, next count;
reg done, next_done;
parameter IDLE = 1'b0;
parameter START = 1'b1;
assign R = A[7:4];
assign Q = A[3:0];
always @ (posedge clk or negedge reset)
begin
if(!reset)
begin
 Α
       <= 8'd0;
 done <= 1'b0;
 pres_state <= 1'b0;
         <= 2'd0;
 count
end
else
begin
 Α
       <= next A;
        <= next_done;
 done
 pres_state <= next_state;</pre>
 count
         <= next count;
end
end
```

```
always @ (*)
begin
case(pres_state)
IDLE:
begin
next count = 2'b0;
next_done = 1'b0;
if(start)
begin
  next_state = START;
  next A = \{4'd0,Nr\};
end
else
begin
  next_state = pres_state;
  next_A = 8'd0;
end
end
START:
begin
next_count = count + 1'b1;
A dividend = A \ll 1;
A dividend1 = {A dividend[7:4]-Dr,A dividend[3:0]};
next_A = A_dividend1[7] ? {A_dividend[7:4], A_dividend[3:1], 1'b0} :
             {A_dividend1[7:4],A_dividend[3:1],1'b1};
next_done = (&count) ? 1'b1 : 1'b0;
next state = (&count) ? IDLE : pres state;
end
endcase
end
endmodule
TEST BENCH CODE
```

```
module slow_division1_tb;

reg clk,reset,start;
reg [3:0]Nr,Dr;
wire [3:0]Q,R;
wire done;

always #5 clk = ~clk;


slow_division1 inst (clk,reset,start,Nr,Dr,done,Q,R);
```

```
initial
$monitor($time,"Nr=%d, Dr=%d, done=%d, Q=%d, R=%d ",Nr,Dr,done,Q,R);
initial
begin
Nr=7;Dr=2;clk=1'b1;reset=1'b0;start=1'b0;
#10 reset = 1'b1;
#10 start = 1'b1;
#10 start = 1'b0;
@done
#10 Nr=14;Dr=5;start = 1'b1;
#10 start = 1'b0;
end
endmodule
```


#### SIMULATION RESULT

```
ONr= 7, Dr= 2, done=0, Q= 0, R= 0
30Nr= 7, Dr= 2, done=0, Q= 7, R= 0
40Nr= 7, Dr= 2, done=0, Q=14, R= 0
50Nr= 7, Dr= 2, done=0, Q=12, R= 1
60Nr= 7, Dr= 2, done=0, Q= 9, R= 1
70Nr= 7, Dr= 2, done=1, Q= 3, R= 1
80Nr=14, Dr= 5, done=0, Q= 0, R= 0
90Nr=14, Dr= 5, done=0, Q=14, R= 0
100Nr=14, Dr= 5, done=0, Q=14, R= 1
110Nr=14, Dr= 5, done=0, Q= 8, R= 3
120Nr=14, Dr= 5, done=0, Q= 1, R= 2
130Nr=14, Dr= 5, done=1, Q= 2, R= 4
140Nr=14, Dr= 5, done=0, Q= 0, R= 0
```


# **RESULT OF TEST CASE (1)**




# **RESULT OF TEST CASE (2)**




# **RTL VIEWER**




# **TECHNOLOGY MAP VIEWER (POST MAPPING)**




# **TECHNOLOGY MAP VIEWER (POST FITTING)**




#### **PIN PLANNER**




#### **CHIP PLANNER**



#### **AREA REPORT**





■ Flow Non-Default Glob	1	Logic LABs	2	
■ Flow Elapsed Time	2	Memory LABs (up to half of total LABs)	0	
■ Flow OS Summary	7	Pierriory EADS (up to Hair of total EADS)		
■ Flow Log	8	➤ Combinational ALUT usage for logic	17	
Analysis & Synthesis	1	7 input functions	0	
Fitter	2	6 input functions	0	
■ Summary	3	5 input functions	0	
■ Settings	4	4 input functions	8	
■ Parallel Compilation	5	<= 3 input functions	9	
■ Netlist Optimization:	9	Combinational ALUT usage for route-throughs	0	
■ Ignored Assignment	10	Combinational ALOT usage for fource timoughs		
> Incremental Compil	11	➤ Dedicated logic registers	14	
- Pin-Out File	1	✓ By type:		
<b>∨</b> ► Resource Section	1	Primary logic registers	12 / 64,140	< 1 %
■ Resource Usage S	2	Secondary logic registers	2 / 64,140	< 1 %
E Partition Statistics		· · · · · · ·	2704,140	- 1 70
■ Flow Non-Default Glob				
■ Flow Elapsed Time	2	➤ By function:		
■ Flow OS Summary	1	Design implementation registers	12	
■ Flow Log	2	Routing optimization registers	2	
Analysis & Synthesis	12			
Fitter	13	Virtual pins	0	
■ Summary	14	✓ I/O pins	20 / 457	4 %
■ Settings	1	Clock pins	0/8	0 %
■ Parallel Compilation	2	Dedicated input pins	0/21	0 %
E l'arattet compitation	15			
■ Flow Non-Default Glob				
■ Flow Elapsed Time	18	M10K blocks	0/397	0 %
■ Flow OS Summary	19	Total MLAB memory bits	0	
Flow Log	20	Total block memory bits	0 / 4,065,280	0 %
Analysis & Synthesis	21	Total block memory implementation bits	0 / 4,065,280	0 %
Fitter	22			
■ Summary	23	Total DSP Blocks	0 / 87	0 %
⊞ Summary	24			


# **POWER REPORT**


```
Type TD Message

334003 Started post-fitting delay annotation
334004 Delay annotation completed successfully
215049 Average toggle rate for this design is 0.000 millions of transitions / sec
215031 Total thermal power estimate for the design is 421.03 mW


Quartus Prime Power Analyzer was successful. 0 errors, 6 warnings
```

#### **TIMING REPORT**





#### **CREATION OF .sof FILE**





# IMPLEMENTATION ON INTEL FPGA LABORATORY TEST CASE (1)



Leave now

# Intel FPGA Laboratory





# TEST CASE (2)



**C**→ Leave now

# **Intel FPGA Laboratory**



