


✓ Memory  $\rightarrow$  stores prog & data

MPU  $\rightarrow$  fetch  
 $\rightarrow$  decode  
 $\rightarrow$  execute *Mash.*


I/O  $\rightarrow$  give I/P  
 $\Rightarrow$  shows O/P

Buses  $\rightarrow$  set of lines/mediums.

Address  
Data  
Control



It is always a trade off: since the more lines the more info will come, so the cost will be higher & also the space will be an issue.



Since there are millions of locations, every location has its own unique address. (during admission test you can remember).

So, the job of address bus is to identify the locations.

So, how to save a number at one location? Steps are as follows:

- 1) Address bus will come first; it will give the address - 4000 } WRITE operation
- 2) Data bus will carry 35 to write 35 in
- 3) Control bus will location 4000.

→ Read & write always mention with respect to MPU. (permitted by MPU)

Mohit Bhatia // 8086 Architecture = Mohit Bhatia

- 16 bit MPU ; so always deals with 16-bit transmission. EU-2
- two units
- BIU & EU.
- for every MPU, you need to find out : 3 things → fetch, decode & execute.  
So, ~~so~~ that you can trace out every MPU, since all MPU does the 3 above tasks.

## 8086 Architecture


→ 8086 has 16-bit data bus.

→ ~~every~~ 1st thing: every thing is rectangular in shape.

except:



Arithmetic circuit




Physical address calculation

Segment  $\times 10 + \text{offset}$

= 20 bit address

o 1 TB → inside HD  
  { Folder name } virtual address  
  { file name }

{ in reality there are 1 trillion  
location



Memory is divided into four segments.

Assume : you want to find out page 564..

So, if all the chapters are 100 page  
you will go to ~~chapter 5~~

pg - 64 of chapter 5-  
offset-  
add.

Segment  
add.

$$\text{Physical} = \text{segment} \times 10 + \text{offset}$$

calculated  
by  
MPU

$$\left\{ \begin{array}{l} = CS \times 10 + IP \\ = SS \times 10 + SP \\ = DS \times 10 + SI / DI \\ = ES \times 10 + DI \end{array} \right.$$

Q Who will fetch the instructions?

→ the BIU ; So the physical address calculation should be done by BIU . for fetching the next instruction , while FU is executing.

, CS / DS / ES / SS → are not segments;


Segments are present in memory.

// These are segment registers  
they contain the addresses of all the segments , (16-bit Reg)

" After calculating the physical address, instructions gets fetched through the data bus

- // Address bus  $\rightarrow$  locates the location where to go.
  - // data bus  $\rightarrow$  instructions/ data comes in/out.
  - // control bus  $\rightarrow$  gives  $\overline{RD}$  = 'Read'  $\overline{WR}$  = 'Write' ] signal.
- , After fetching : we are not going to execute right now,  
bec. some execution is currently going on.
- $\Rightarrow$  the next 16-bytes of the program will be fetched.

- ★ Q Pipelining fails when there is a branch, so at that time the 6-byte instructions what had been fetched should flushed out.  
 → CPU assumes the program will go in a sequential manner.



- Q Will the pipelining stops?  
 ⇒ No, the pipeline will again start from instruction 9

Q What are functions?


- ① Calculate physical address  $^{20\text{bit}}$
- ② prefetch instructions from memory
- ③ Manage the queue of 64 byte

MOV       $\frac{AX}{2B}, \frac{BX}{2B}$

MOV       $\frac{AL}{1B}, \frac{BL}{1B}$

MOV       $\frac{AL}{1B}, \frac{4Ch}{1B}$

MOV       $\frac{BX}{2B}, \frac{001Ch}{2B}$



CS/DS/ES/SS  $\Rightarrow$  segment registers

$IP, SP, SI, DI \Rightarrow$  holds the offset address of the next instruction.

### Execution Unit

$\rightarrow$  Control system = decodes the instructions

$\Rightarrow$  we write AND BL, CL  
but what has come op code of AND BL - CL  $\Rightarrow 011101111$

$\Rightarrow$  Control system releases the control signals.

So, steps are:

- 1 fetched
- 2 decoded
- 3 control signals  $RD/WR$  are released.

④ Execution

B AX-BX, CX-DX

General purpose Register.


→ are assigned for ~~reg~~ a programmer.

X → means combination of two.

Mov CL, 34H ;

Mov CH, 12H ;

Mov CX, 1234H → single instruction.



b. Mov BL, 04h

Mov CL, 05h


ADD BL, CL

Scanned with CamScanner


A.  $\text{MOV BL, } \underline{04h}$   
opcode → operand

B.  $\text{ADD BL, CL}$   
opcode

C. we decode the opcode  
we add the operand.



D. operands  $\Rightarrow$  it's a temporary register.  
→ not available to the programmers  
→ used by the MP. only.; for  
storing temporary values.



done by  
MP.