

⇒ Min^m mode \Rightarrow only one MP.

\rightarrow there are also chips (not MP).

⇒ Max^m mode: there will be multiple MPs

i.e.: 8087 88089


⇒ Here you will also understand the 40 pins of 8086.

⇒ The 1st pin MN/ \overline{MX} .

⇒ Multiplexing? \Rightarrow combining 2-signals into 1. Adv: You reduce the number of lines.

→ In every operation: MP gives the signal via address bus for finding the location then transfers data; via multiplexing we are reducing 21 signals/pins; otherwise we had 61 pins.

| S ₄ | S ₃ | seg |
|----------------|----------------|-----|
| 0 | 0 | ES |
| 0 | 1 | SS |
| 1 | 0 | CS |
| 1 | 1 | DS |



S_4/S_3 indicating segment currently being used.

S_5 \Rightarrow $0 \Rightarrow IF = 0$ } tells about IF
 $1 \Rightarrow IF$ } (by default)

S_6 \Rightarrow $0 \Rightarrow 8086 BM$ indicates who is controlling the bus
 $1 \Rightarrow$ other BM (m × m mode) the one controls the bus is called bus master.
 S_7 = Reserved (still res)

$\boxed{\text{ALE}}$ = Address latch Enable
 ALE indicates AD₁₅ - AD₀ lines are carrying data or address.

$\boxed{\text{ALE}} = 1$, the AD₁₅ - AD₀ bus carrying Add. data.
 $\boxed{\text{ALE}} = 0$, address latch carrying all address data.

Q A₁₉/S₆ → A₁₆/S₃ ↳ 4 lines

doing the job

if ALE = 1 , \overline{BHE}
A₀ - A₁₅ Address
A₁₆ - A₁₉ "

if ALE = 0 ; D₁₅ - D₀ } data or
S₆ - S₃ } status .
S₇

Q What is latch ?



Add 8 data
needs to be demulti-
plexed, since their
working function are different
→ student comes into class
via a single door, but seats in 5 rows

still they will give 25-

for example: AC remote control if we
reduce the temp. to 21, the latch
will still hold the value 21. until you
changed it again.

→ A bus just transfers values .

→ latch holds the values .

→ MP calculates the result.
→ latch that is connected between
MP & display will hold the result.

→ \overline{OE} = output enable. formally.

STB = strobed is a single line. ($BHE A_0 - A_0$)

ALE \oplus STB = 1, is allowed to enter to the latch. (Flip-flop inside)

ALE \oplus STB = 0, the entry to the latch shuts.
the previously stored value will come out.

→ Any circuit of 8086 will need
[3] 8282 latches since we have
21 lines. (24 bits) 

Now, we need pure data bus] 8286 DATA Transceiver

→ A buffer can be enable or disable.

→ When enable it works as a conductor.
→ When disable it goes into a state called high impedance state.

bidirectional buffer

- i.e. it requires infinite resistance.
- that means it works as an insulator.
- tri-state → i.e. negl neither at logic 1 nor logic 0,
- where buses carrying nothing.
- if \overline{OE} permanently grounded,
- if will pass both add 8 data
- when $\overline{DEN} = \text{data enable}$; data
- is has arrived.

$\overline{DEN} = 0$; $\overline{OE} = 0$.

DT/R \Rightarrow T pin. $T = 1$, TX mode } DT/R
 $T = 0$, RX mode }

ALE = 1

21 lines carries address

Add. will go to 8286. but will do nothing

$\overline{DEN} = 1$, so data will not work.

// ALE = 0; $\overline{DEN} = 0$

data will go 8286, data enable will be activated, ~~but~~ DT/R depends. Is it 0/1. But 8282 latch will be shutdown.


So, ALE & \overline{DEN} both are same.

but their are not the same in timing diagram.

→ The Question is who will change 1st?

if $\overline{DEN} = 1$, 1st,

21 lines carrying the address cannot do anything inside 8286.




this is the demultiplexing of Add/data lines.

8286 \rightarrow 2 latches

8282 \rightarrow 3 latches

| | M/I/O | RD | WR |
|-----|-------|----|----|
| IOR | 0 | 0 | 1 |
| IOW | 0 | 1 | 0 |
| MR | 1 | 0 | 1 |
| MW | 1 | 1 | 0 |

Q) Explain generation of control signals?



" RD \rightarrow 0101 only read operation.

" For read we should activate

MEMR

signal y₅

here we have a add, bus.

So, at last

control bus together

data bus


they are called system bus.

we have total four RD/WR operations

- * * * ① Memory Read ③ Data Read
- * * * ② Memory write ④ Data Write.


- 8284, Clock generator
- Any bus MP generates a clock synchronization signal
 - Each clk pulse is a trigger to MP, to change the state or to do something new. → MP is a dead device (95%)

- initiates a new activity in MP
- 8086 works at 6 MHz. (Standard value)




- clk is connected to an oscillator.
via oscillation clock is produced.
- 18MHz divided into 3 signals.
clk, Reset, Ready.
- crystal oscillator is of 18MHz gets
inside & then divided into 6MHz.
- Why we are connecting 18MHz instead
of 6MHz?
Ans: our goal is not divide the frequency,
our goal is to produce 6MHz at 33%
duty cycle (strictly)
- duty cycle is the ratio on total time
- At what time transition takes place
define \equiv it duty cycle.
- clk pulse is on for sometime
off " "

various
duty
cycle



All of them has
same time period
i.e. same frequency

Now, we will convert random (85%)
cycle into 33% duty cycle.



→ high for $1/3$ time i.e. we have produced 33% duty cycle clk.

⇒ CLK is given to MPU via 8284.
MPU does not distribute the CLK pulses as well as to other device eliminating clk out (unlike 8085)

⇒ Reset: the signal will be

applied to 8284.

→ 8284 will give synchronize signal to all other connected devices.

(~~MPU~~) to MP other connected devices eliminating the Reset out signal

from MP.

⇒ Ready: It is a pin, used to synchronize MP with slow peripheral.


devices informs MP, whether they

are ready or not.

→ If a device is ready, Ready = 1.

MP will continue.


→ If I_{FL}. READY pin = 0 →
MPU will enter into WAIT state.
will keep waiting till the device is
ready.



- So, MPU does not interfere nor distribute the Ready/Reset/clk signals.
- This is the whole working procedure of Active MPU in min^m mode.
- Address bus is controlled by 8284.

(bus is free) not over head at start & returning of address until find sub quo. use ←

Q Now, there are things may disturb MP.




Q INT Logic
Whenever 8086 gets NMI, (NMI is vector) vector num is fixed which is

2.

→ INTR is non-vector. (not fixed)
→ so, MP doesn't know what to execute.


- So, MP will provide INTA via which MP will ask the vector number.
- INTA is used to ask for a vector number.
- two INTA is given.
- during 1st INTA, ~~device~~ will calculate the vector number
- during 2nd INTA, ~~device~~ will give ~~back~~ the vector number to MP for loading.
- 2 INTA pulse is given back to back

⇒ DMA : Direct Memory access.



→ DMA controller can be bus master.

→ But by default, MPU is the bus Master.



→ telling MP to hold its operation.

→ Then, MP will release the control

→ Then, MP will release the control of the system bus.

→ MP confirms via HLDA.

→ Then DMA controller becomes bus master.

→ Then DMA controller becomes bus master, which confirms transferring

data between memory & I/O

→ When transfer is over, HOLD = 0, then MP becomes the bus master again.

MAXIMUM MODE


①

- Multiple MPs operational.
- 8087 arithmetic co-MP.
- 8089 I/O MPU.
- Connecting all together works more efficiently & creates excellent system. i.e. multiprocessing.
- cost is high.
- DMA is useful at any time that the CPU cannot keep up with the rate of data transfer, or when the CPU needs to perform work while waiting for a relatively slow I/O data transfer.
- DMA → disk drive controllers.
 - graphics card
 - nic (network interface card)
 - sound cards

Q. How does MP know whether it is running in MN/MX?

→ via pin MN/ \overrightarrow{Mx} ? Silmälähe 7300


$$\rightarrow \vec{M}\vec{X} = 0$$



→ during MAX, apart from RD pin, ③
all other 8 pins changes their functionality.

⇒ RQ/GT → Request-Grant

→ There is only one system bus, so
all ~~the system~~ other CPU cannot
take control over the system bus at
once.



① Release
(doesn't have any formal pin)

② Release the control over system bus.

→ All of them are active low signals.

→ since all of them are active low, so, all the communication will be done via sending low pulses. (0).

Q) why they are bidirectional? (4)

Q) Why there are two RQ/GT pins?

→ b/c 8086 can be connected with two LIPs. (8087 & 8089)

Q) What will happen if the two Co-Processors gives signals simultaneously?

Ans: There will be a priority.

Here, there is RQ_0/GT_0 will get highest priority. ($RQ_0, RQ_1 \& GT_0, GT_1$)


→ Whoever is connected with RQ_0/GT_0 will get the control over system bus.

first.


→ RQ_0/GT_0 - can be connected by both the Co-Processor, its the call taken by programmer who is making this circuit.

→ But, 8087 is more important.

(5)



LOCK:
 When UPI gets a Bus reavest, under normal circumstances, it releases the bus after finishing the current machine cycle i.e. system bus control can be taken from UPI within an instruction.




→ But if we write the word Lock, everything changes.

Lock Mov Cx, [2000H]

- The CPU will release after finishing the whole instruction i.e. you have to activate Lock via activating $\overline{\text{LOCK}} = 0$
- When we write Lock, two things happens:
 - ① CPU will not release the bus during an instruction cycle.
 - ② It will inform all devices that the bus won't be released.
- So, we write Lock, CPU do $\overline{\text{LOCK}} = 0$.
- by default, $\overline{\text{LOCK}} = 1$.

- ⇒ In a machine cycle there is 4 T-states ..
- ⇒ In an instruction cycle, there is several machine cycle. (typically m_1, m_2, m_3, m_4)
- ⇒ T-states is a smallest part of machine cycle.



- ⇒ In one instruction, it requires several machine cycle & one machine cycle there are several T-states.
- ⇒ two events can disturb Rep.
 - Ex. ① Bus Recv
 - ② Int. Recv.
 Note: ① Bus Recv can be ignored.
- ⇒ Interrupt request can be ignored.
- ⇒ Bus via LOCK only.

- ② When UP gets an INT. Request,
 it will finish the current instruction cycle
 which has been ~~fetched~~ fetched,
 & then go to ISR & then come
 back to next instruction.
 So, this is why it finishes the
 current instruction which has been
 fetched.
- ③ During Bus REQUEST, UP release
 the bus & go to HOLD state;
 (it is like PAUSE & UNPAUSE a video.)
 so, during bus request, UP
 needs to complete the ~~current~~ current
 machine cycle (not the whole instruction
 cycle)

In a machine cycle, there are
4-T states.

- 1st T state : MP gives the address
- 2nd " : MP " " READ signal.
- 3rd " : MP gets the data.
- 4th " : MP stores the data.

→ while 2nd state, MP gets a Bus request, it cannot release the Bus then, since 1st & 2nd T-states work will be destroyed. And the data will go to 8087 (if 8087 Req for bus control) but 8087 is not even interested for getting this data. It doesn't even know from where it is coming. So, therefore data will be lost. And if there is no chance MP can start over

3rd T-state (T_3) :

so, you cannot Breakdown a machine cycle.


$\bar{S}_0 / \bar{S}_1 / \bar{S}_2$: status signals.

→ 3 bits of ~~status~~ gives 8 combinations

| \bar{S}_2 | \bar{S}_1 | \bar{S}_0 | Function |
|-------------|-------------|-------------|-------------------|
| 0 | 0 | 0 | INTA |
| 0 | 0 | 1 | I/O Read |
| 0 | 1 | 0 | I/O WRITE |
| 0 | 1 | 1 | HALT |
| 1 | 0 | 0 | Instruction fetch |
| 1 | 0 | 1 | Memory READ |
| 1 | 1 | 0 | Memory WRITE |
| 1 | 1 | 1 | IDLE |

In Max^m mode, not 8086 nor 8087/8089
is allowed to generate control signals.

- if we allow one then automatically all others will also generate.
- That will become harder circuit to generate bouquet of signals to generate them and off they will be generated.



~~* is~~ is purposely designed to generate control signals

(12)

So, 8288 makes the circuit simple, since it will take the responsibility of generating control signals. It also sets the bus which bus

Q How does 8288 know which control signal has to be issued?

Ans: It knows via the bus master among 2 or 10 MPS) whoever it is;

The bus master during that time

will generate S_2, S_1, S_0 status

signals to 8288. So, 8288 decodes the status signals & produce corresponding control signals.

→ how does it do that?

via the table S_2, S_1, S_0 mapping

HALT \rightarrow NO instruction (waiting)

IDLE \rightarrow ~~if~~ is up is on, but doing nothing.

Q.1 : what if both MPs gives the status signals at same time?

This will never happen. Giving

Ans: The status signal is ~~not~~ done by

the bus master. Here, only one bus

master can work at a given time.

(Both cannot be) By default, 8086 is the Bus Master. If 8087 wants to

be Bus Master, it will generate \overline{RQ}_n

8086 will release & give \overline{GT}_n signal.

Then, 8087 will do whatever it wants to do & then it will release

the bus.

Q. 2 How does 8288 know who is the bus master at a given time?

Ans: ~~It will~~, 8288 will never know & will never try to know. who is the bus master.

→ 8288's job is to decode the signal & generate control signals.

→ That is why 8288 is compulsory

in max^m mode, without it there will be ~~NO~~ control signals at all.

⇒ Q_{S0} & Q_{S1} interfacing

(mid-2)

There are 21 multiplexed lines

$$AD_0 - AD_{15} + A_{16}/S_3 - A_{19}/S_6 + BHE/S_7$$

\Rightarrow When $\underline{ALE} = 1$, they carry address

$$A_0 - A_{15} + A_{16} - A_{19} + \underline{BHE}$$

\Rightarrow When $\underline{ALE} = 0$, they carry data,

$$So, D_0 - D_{15} + S_3 - S_6 + S_7.$$


\rightarrow So, afterwards data & addresses are demultiplexed. 8282 latch collects addresses & 8286 gets data.

For latch we need \overline{OE} ; which is grounded (Active Low) 8282

\square Now, for control signals
latch will give status signals
8288 will decode that status & produce all the control signals.

Q2 - MWTC & AMWTC \Rightarrow Advance memory write.

~~2) MWTC & AMWTC~~ \Rightarrow ~~normal WRITE~~
readbus time ~~DATA~~ \Rightarrow ~~operation gets activated during~~
~~DATA + DATA + DATA~~ \Rightarrow ~~activated during~~
~~data bus part~~ \Rightarrow ~~T₃ state~~
~~DATA + DATA + DATA~~ \Rightarrow ~~T₃ state~~



in assembling a slab during 2nd T-state:
absorbs total space \Rightarrow hence advance.
which also \Rightarrow So, 1-T-state advance.
hence it is named as
writing to Advance WRITE

Q2 What is the advantage?

\rightarrow It is longer (WRITE signal), so it gives more time to the slower devices i.e. they get prolonged period for the operation.

Normal WRITE \rightarrow " for faster devices.
Advance \rightarrow " slower devices.

8288 controls everything i.e.
all the system bus

For 8282 latch;

via ALE pin, 8288 tells the latch
to capture the addresses (in min mode
it was done by up)

But in Max mode, there are multiprocessors

so, whoever is the bus master (at
a given time) will give the address to the

8288 bus.

\rightarrow ALE is provided by 8288, not by
any up. Otherwise circuit could have
been more complex.

\rightarrow But, how does ALE know when
to make $ALE = 1$ & $ALE = 0$?

ALE = 1 during the 1st T-state of bus timing diagram.

- Whenever a chip starts a new machine cycle, it will put address.
- Suppose 8086 is the bus master. It wants to do "memory read" operation. At 1st T-state, it will put addresses on the address bus. At that time

ALE = 1 (8288) shown (Generate)

So, ~~when~~ does it know? (To ALE = 1)
Ans: Whenever it notices that some bus master is starting a new machine cycle. An operation is called a machine cycle.

With the help of status signal.

The moment 8288 notices

$S_2 S_1 S_0 = 101$ (Memory read)

ALE will become 1 (A new machine cycle)

How ALE becomes 0?

- When the bus carries data, ALE should be 0.

\Rightarrow A machine cycle has 4 T-states



- Only ~~when~~ during 1st T-state,
the system bus carries addresses.

so, at that time $\sin ALE = 1$.
one always gets to know.

at that
8288. always gets to know
the whole cycle.

- ~~8288 always gets to know which machine cycle is going on?~~

→ That is why clock is given from

~~8284~~ to 8288 for the whole

~~8289~~ to 8286
can't be high for the whole

→ So, ALE_{mp} can't be high for only 1st T-states (it has to high for all T-state)

⇒ machine cycle is notified via $S_2 S_1 S_0$ signals
T-state " " " clock 8284 generator

So, rest of T-states are T_2 , T_3 , T_4

$ALE = 0$ (normal) and off normal

8286 Transceiver

- it has to be notified when to tx & Rx
- This is been notified via T pin

from 8288 bus controller.

T stands for Transmit

$T=1$ for tx (write)

$T=0$, for Rx (Read)

→ In ~~minimum~~ mode, it was generated

by EPROM. If it happens, then

we have to allow ~~as well as a result we~~

to generate as well as a result we


will have cluster of signals &

circuit will be more complex.

hence circuit will be more given to

So, we have removed all given to

8288 only.



→ remember, 8288 provides the signals,
it does not decide.

→ It is decided by the bus master at
a given time. by giving the appropriate
status.

if $\bar{S}_2 \bar{S}_1 \bar{S}_0 = 101$ (memory read)
So if $\bar{S}_2 \bar{S}_1 \bar{S}_0 = 110$ (memory write)

if $\bar{S}_2 \bar{S}_1 \bar{S}_0 = 110$ (memory write)
 $T = 0$ in Receive mode
 $T = 1$ in Transmit mode

since DEN is active high signal, should
here, be put a NOT gate before going
into 8286, so that it behaves as
a Active low signal.

// So, we still need ALE or DEN signals.
But, instead of up, 8288 is generating
since we need to avoid cluster of
signals which make the circuit more
complex.

⇒ How does 8288 know which signal to produce?
Ans: via the status lines S_2, S_1, S_0 it will tell.


⇒ How does 8288 know when to produce signal?
Ans: The clock generator will tell.

// INTR → goes in via S_2, S_1, S_0 .
INTA → goes out via 000.
// Bus Reaves Request can disturb.

II In man^m mode, bus request is done via other I/Os.

For that we have specialized signals

$\overline{RQ}_n / \overline{GT_n}$.



Used for to synchronize the prefetch 6-byte of instructions.