


Memory → stores prog & data

MPU → fetch  
→ decode  
→ execute


Math.

I/O → give i/p  
→ shows o/p

Buses → set of lines/mediums.  
↳ Address.  
↳ data.  
↳ control.



It is always a trade off: since the more lines the more info will come, so the cost will be higher & also the space will be an issue.



Since, there are millions of locations, every location has its own unique address. (during admission test you can remember).

So, the job of address → is to identify the locations.

So, how to save a number at one location? Steps are as follows:

- ① Address bus will come first; will give the address - 4000
  - ② data bus will carry 35; will WRITE 35 in
  - ③ control bus will location 4000.
- WRITE operation

⇒ Read & write always mention with respect to MPU. (permitted by MPU)

Block Block // 8086 Architecture = Block  
Block

- 16 bit MPU ; so always deals with 16-bit transmission. EU-2
- two units
- BIV & EU.
- for every MPU, you need to find out : 3 things → fetch, decode & execute.  
So, ~~you~~ that you can trace out every MPU. since all MPU does the 3 above tasks.




## 8086 Architecture


→ 8086 has 16-bit data bus.

→ 1st thing: every thing is rectangular in shape.

except:



Arithmetic circuit



Physical address calculation


$\text{Segment} \times 10 + \text{offset}$

= 20 bit address.

0.1 TB  $\rightarrow$  inside HD

Folder name  
file name } virtual address

in reality there are 1 trillion location



Memory is divided into four segments.

Assume : you want to find out  
page 564.

So, if all the chapters are 100 page  
you will go to ~~chapter 5.0~~  
pg - 64 of chapter 5.  
offset-  
add.                      segment  
   add.

$$\text{Physical} = \text{Segment} \times 10 + \text{offset}$$

calculated  
by  
MPV

$$\left\{ \begin{aligned} &= CS \times 10 + IP \\ &= SS \times 10 + SP \\ &= DS \times 10 + SI / DI \\ &= ES \times 10 + DI \end{aligned} \right.$$

Q Who will fetch the instructions?

→ the BIU ; so the physical address calculation should be done by BIU for fetching the next instruction, while EU is executing.

✓ CS/DS/ES/SS → are not segments;

Segments are present in memory.

✓ these are segment registers they contain the <sup>starting</sup> addresses of all the segments, (16-bit Reg)

“ After calculating the physical address, instructions gets fetched through the data bus


- ✓ Address bus  $\rightarrow$  locates the location where to go.
- ✓ data bus  $\rightarrow$  instructions/data comes in/out.
- ✓ control bus  $\rightarrow$  gives  $\begin{matrix} \overline{RD} = \text{Read} \\ \overline{WR} = \text{write} \end{matrix} \left[ \text{signal} \right]$ .

✓ After fetching : we are not going to execute right now, bec. some execution is currently going on.

$\Rightarrow$  the next 16-bytes of the program will be fetched.



- ★ ☐ Pipelining fails when there is a branch, so at that time the 6-Byte instructions, what had been fetched should be flushed.
- ☐ CPU assumes the program will go on in a sequential manner.



- ☐ Will the pipelining stop?
- No, the pipeline will again start from instructions 9

Q What are functions?

- ① Calculate physical address <sup>20bit</sup>
- ② prefetch instructions from memory
- ③ manage the queue of 6 Byte.

$\frac{\text{MOV}}{2B} \quad \frac{AX}{2B}, \frac{BX}{2B}$

$\frac{\text{MOV}}{2B} \quad \frac{AL}{1B}, \frac{BL}{1B}$

$\frac{\text{MOV}}{2B} \quad \frac{AL}{1B}, \frac{4Ch}{1B},$

$\frac{\text{MOV}}{2B} \quad \frac{BX}{2B}, \frac{001Ch}{2B}$

CS / DS / ES / SS → segment registers.

IP, SP, SI, DI  $\Rightarrow$  0 holds the offset address of the next instruction.

## Execution Unit

Control system = decodes the instructions

$\Rightarrow$  we write, AND BL, CL  
but what has come is opcode  
of AND BL, CL  $\Rightarrow$  01110111

$\Rightarrow$  Control system releases the control signal.

- So, steps are:
- 1 fetched
  - 2 decoded
  - 3 control signals  $\overline{RD}/\overline{WR}$  are released.
  - 4 Execution.



AX, BX, CX, DX

General purpose Register.


→ are assigned for ~~reg~~ a programmer.

X ⇒ means combination of two.

MOV CL, 34H;

MOV CH, 12H;

MOV CX, 1234H. → single instruction.



the result will not float, since the control system will ~~tell~~ inform the BIU to capture the result of addition.

MOV BL, 04h

MOV CL, 05h


ADD BL, CL



④ mov BL, 04h  
opcode      operand

ADD BL, CL  
opcode

□ We decode the opcode  
we add the operand.



□ operands → it's a temporary register.  
→ not available to the programmers  
→ used by the up. only; for  
storing temporary values.



#1 Flags → ~~gives the~~ has various flags  
 → each flag gives some status about the current result.

Sec 1 / Quiz 1 / 16th March  
 Sec 2 / Quiz 2 / 15th March

$[DS] = [10000]$        $[IP] = [3451h]$   
 $[ES] = [20000]$        $[SI] = [45ABh]$   
 $[BS] = [3000]$        $[DI] = [61AC h]$   
 $[CS] = [4000]$        $[SP] = [51FFh]$   
 Constant 09h.

→ If the queue's 2Byte is empty, BIU will refill the queue.  
 → When it will do it?

BIU does:

- ① calculate physical add
- ② Transfer memory fetch instructions
- ③ manage the queue 6 Byte.

bec. the biggest instruction can be of 6Byte