


8286 \rightarrow 2 ~~latches~~

8282 \rightarrow 3 latches

Q1 Explain generation of control signals?



" $\overline{RD} \rightarrow 0101$ only read operation.

" For RAM, we should activate


\overline{MEMR} signal y_5 line.

\rightarrow So, at last; here we have a add, bus, data bus & control bus; together they are called system bus.

□ 8284 Clock generator

- Any MP requires a clock
- Each clk pulse is a trigger to MP, to change the state or to do something new.

- initiates a new activity in MP.
- 8086 works at 6 MHz. (Standard value)



→ clk is connected to an oscillator.
via oscillation clock is produced.

→ 18MHz divided into 3 signals.
clk, Reset, Ready.

→ crystal oscillator is of 18 MHz gets
'inside' & then divided into 6MHz.

→ Why we are connecting 18 MHz instead
of 6 MHz?

Ans! our goal is not divide the frequency,
our goal is to produce 6MHz at 33%
duty cycle (strictly)


→ duty cycle is the ratio on total time

→ At what time transition takes place
define it duty cycle.

→ clk pulse is on for sometime
off " "


→

Various
duty
cycle



All of them has
same time period
i.e. same frequency.

Now, we will convert random (85%)
cycle into 33% duty cycle.



→ high for $\frac{1}{3}$ time i.e. we have produced 33%
duty cycle clk.

□ CLK is given to MPU via 8284.
MP does not distribute the clk pulses. As well as to other device eliminating clk out (unlike 8085)

□ Reset: the signal will be ~~passed~~ applied to 8284.


→ 8284 will give synchronize signal to MP & other connected devices.
eliminating the "Reset out" signal from MP.

□ Ready: It is a pin, used to synchronize MP with slow peripheral devices.

→ devices informs MP, whether they are ready or not.

→ If a device is ready, Ready = 1.
MP will continue.

→ If $\overline{\text{READY}} \text{ pin} = 0$,
 MP will enter into WAIT state. &
 will keep waiting till the device is
 ready.




→ So, MP does not interfere nor distribute
 the Ready/Reset/clock signals.

→ This is the whole working procedure
 of Active MP in min^m mode.

→

Now, there are things may disturb
MP.



→ either INT Logic or Bus Request.

INT Logic

Whenever 8086 gets NMI, (NMI is vector) vector num is fixed which is

2.

→ INTR is non-vector. (not fixed)

→ so, MP doesn't know what to execute.

→ So, \overline{INTA} will provide \overline{INTA} via which μp will ask the vector number.

→ \overline{INTA} is used to Ask for a vector number.


→ two \overline{INTA} is given.

during 1st \overline{INTA} , device will calculate the vector number

during 2nd \overline{INTA} , device will give the vector number to μp for loading.


→ 2 \overline{INTA} pulse is given back to back

DMA : Direct Memory access



→ DMA controller can be bus master.

→ But by default, MP is the bus master.



→ telling MP to hold its operation.

→ Then, MP will release the control of the system bus,

→ MP confirms via HLDA.

→ Then DMA controller becomes bus master, which confirms transferring data between memory & I/O

→ When transfer is over, HOLD = 0, then MP becomes the bus master again.