

8286 7 2 takes latches of control vecti signals? 01 01 only read operation. we should MEMR signal 45 lines 3. So, at last; here we have a add, lus. data bus & control bus together they are called system bus.



- -> clk is connected to an oscillator. via oscillation clock is produced.
- -> 18MHz divided into 3 signals. clk, Reset, Ready.
- -> crystal oscillator, is of 18 MHz gets inside & then divided into 6MHz.
- -> Why we are connecting 18 MHz instead of 6MHz?

Ans: our goal is not divide the frequency, our goal is to produce 6MHz at 33% duty cycle (strictly)

- -> duty cycle is the ratio on total time
- -> At what time transition takes place define it duty cycle.
- -> clk pulse is on for sometime



W CIK is given to MPU. via 8289 The bemp does not distribute the clk Dulses. As well as to other device eliminating clk out (unlike 8085)

Eliminating clk out (unlike 8085)

Eliminating will be present applied to 8284. -> 8284 will give synchronize signal to lip 8 other connected devices. eliminating the " Reset out signal from Up. Ready: It is a pin sused to significant synchronize up with slow peripheral devices -> devices informs MP, whether they are ready or not. > If a device is ready, Ready = 1. or MP will continue. with the rest doing.

-> IFOREADY pin = 0 > up will enter into WAIT state. 8 device is will keep waiting till the ready. Reset

Ready

Reset


Ready

Ready

MPU

data [keyboard] Vcc - MN/mx -, So, up does not interfer nor distribute the Ready/Reset/clk signals. -> This is the whole working procedure of Active up in min. mode. This of Active was the colors (robot) (boder in the ci struct -> So, up done in in in in execute.

I Now, there are things may disturb Whenever 8086 gets NM1 (NM1 is vector) vector num is fixed which is -) INTR is non-vector. (not fixed) -> so, up doesn't know what to execute.



But by defaulth, up is the bus Master. HLDA

HLDA

ATUI 121 Controller

HOLD Controller

ATUI bos controller

ATUI bos controller Stelling Mp to hold its operation. -> Then, up will release the control of the system bus,

of the system bus,

made in the system of the system Then DMA controller becomes bus master, which confirms transferring data between memory & I/O -> When transfer is over, HOLD = 6, then up becomes the bus master again.