

Interrupts

IVT contains all the ISR addresses.

IVT is in memory.

ISRs are also in memory.

→ MP gets an interrupt, want to go to ISRs. i.e. memory.


→ But 256 interrupts are scattered in the memory (all over 1 MB memory) (10 lakh memory locations)

→ So, whenever MP gets an interrupt, it goes to memory twice.

→ 1st. it goes to memory just to obtain ISR address. ^{from IVT}

→ Once, it gets an ISR address, it will load that address into IP & CS

→ So, IVT basically vectors the MP to go to the actual ISR address corresponding to the Interrupts.



IVT does not contain subroutine; it contains the address (ISR add) for that corresponding subroutine.

→ IVT addresses are fixed, thankfully, otherwise that addresses should have been stored in some other location.

→ 00000H is the permanent add. of IV to FFFFFFH of IVT.
(physical add.)


→ ~~Interrupts~~ are 32 bits.

→ size of IVT is 1KB of 1MB memory.

① one thousand of one million location.

→ $256 \text{ interrupts} \times 4 \text{ Bytes} = 1024 \text{ KB}$
 $\approx 1 \text{ KB}.$


→ without IVT, no interrupt can be serviced.




→ lower byte is loaded in lower address
 → higher " " loaded in higher " "



□ nested interrupts



□ by making $IF=0$, does not mean we are not disabling all the interrupts.



remember: it is intersegment, since interrupt does not associated with your normal operation. i.e. playing games.

- Software interrupts are given by the programmers. by writing the ~~int~~ instructions INT_n .
 - ~~h/w~~ h/w interrupts given by the circuits or device.
- n can be any number from 0 to 255.

→ via s/w interrupts. we are invoking the ISR to up.

→ if a device sends a signal, & sends it as an interrupt that is called h/w interrupts.

→ S/W INT = expected (whenever I want)

→ H/W " = unexpected → disabling calls.

during Lecture.

→ S/W & Int are not possible to be disabled.

→ there are 2 h/w interrupts. out of 256.



NMI example: when motherboard gets overheated.

- airbag is an example of NMI.
- only NMI cannot be disabled among the hardware i.e.
- in every hardware device, some interrupts cannot be disabled, for car it is airbag.
- only INTR can be disabled; so ISR cannot be disturbed.
- ⇒ TF is used to perform single stepping
→ you go line by line to debug a program, like pressing F7 in ~~single~~ C programming.
- ⇒ So, during debugging a prog. if an interrupt occurs, TF & IF should be restored to its original value, since, I don't want up to interfere with my debugging.

→ hence, before clearing IF & TF,
we need to PUSH F i.e.

push the whole flag into stack.

→ So, after servicing ~~inter~~ any interrupts,
all the contents of flags will be
restored to its original value; ~~be~~
like before: POPF

→ So, the total scenario of ~~flag~~ flag ~~wi~~
stack will be:

-6	IP L
-5	IP H
-4	CS AL
-3	CS H
-2	FL L
-1	FL H
SP	X X

PUSH F
clear IF, TF
PUSH CS
PUSH IP


POP IP
POP CS
POP F

IRET

- the command at the end is IRET → interrupt return.
- Ret is written for supporting ordinary function.
- IRET is written at the end of every ISR.

call function

RET is used



We do not clear flag or push/pop flags for ordinary subroutine.

Hence, we don't use IRET.

This is the difference bet RET & IRET.

RET does not care about flags.

- By clearing IF & TF;
- // IF disables INTR \rightarrow line
- // TF " " single stepping
- We do disable INTR, so that we can entertain one ISR at a time.