

Arithmetic Instructions

1) ADD BL, CL

$$BL \leftarrow BL + CL$$

2) ADC BL, CL (Add with carry)

$$BL \leftarrow BL + CL + CF$$

⇒ This is the carry before instruction took place

^{CF} 1	^{AC} 1
12	FF h
+ 00	01 h
13 00 h	

So, $12 + 00 + 1$
carry of the previous operation.

So, with ADC

↑
MOV BX, 12FFh
MOV CX, 0001h
ADD BL, CL
ADC BH, CH

→ It could have been directly, but we are doing it for understanding. Because for adding 32-bits, we use this method Add with carry.

→ we add in the lower part (ADD)
→ we add with carry in the higher part (ADC)

③ SUB BL, CL

$BL \leftarrow BL, CL$

④ SBB BL, CL

$BL \leftarrow BL, CL - CF$

So, here we subtract the borrow of the previous operation.

here we are using decimal.

$$\begin{array}{r} 4 \\ - 1 \\ \hline 2 \end{array} \quad \begin{array}{l} \boxed{1} \rightarrow CF \text{ (Borrow)} \\ \left\{ \begin{array}{r} 407 \\ - 19 \\ \hline 28 \end{array} \right. \end{array}$$

⑤ INC BL,


$BL \leftarrow BL + 1$

⑥ DEC BL


$BL \leftarrow BL - 1$

DEC BL.
00

FF;
00



-1 is written in 2's complement form



MUL operand

So, since you need another operand (which is not allowed to declare) are called accumulator.

(here, we have only 1 operand only 1 is allowed)

→ In 8086, there are 3 accumulators. (fixed operand)

- 8 bit — AL (only) (Not AH)
- 16 bit — AX
- 32 bit — DX, AX

(8×8)
MUL BL

→ here, μp understands you want to do 8-bit multiplications -
So, it will do in backended .

MUL AL x BL

AX \leftarrow AL x BL

where you will get your result.

→ here, we are ~~add~~ adding; we are multiplying; so, mul 8 bits; answer will be much bigger.

6(a) → the answer cannot be more than 16-bits.
why? An 8-bit register can hold up to 2^8 values. So, 8 bit register will give you, $= 2^8 \times 2^8 = 2^{8+8} = 2^{16}$ values

(16-bits results.)

→ so, in worst case $\text{FF}_{16} \times \text{FF}_{16} = \text{FE } 01_{16}$

→ do not check carry after multiplication.

→ CF will carry garbage value.

So, if we write, `MUL BH`.

$$AX \leftarrow \underbrace{AL \times BH}_{\text{fixed}} \quad (\text{not } AH)$$

⇒ `MUL BX` ^(16x16) (unsigned num)

here, `mul` understands it is a 16-bit number. i.e. the programmer wants to multiply two 16-bit numbers.

$$\text{MUL } BX = \frac{DX \cdot AX}{\text{(H)} \quad \text{(L)}} \leftarrow AX \times BX$$

~~⇒ `MUL BX`~~

⇒ `IMUL` = Integer Multiplication

this is used when we want to multiply signed numbers.

→ signed / unsigned will be mentioned in question. "Assume, the numbers are signed..."

□ DIV divisor

↳ $16 \div 8$ **

eg. DIV BL [Accumulator will carry dividend]

Suppose, $75 \div 5$

MOV BL, 05h

MOV AX, 75h

DIV BL

→ here, we are dividing bigger number with a smaller number. **

e.g. DIV BL

$32 \div 16$ **

dividing smaller number with a bigger number.

is useful when fractional answers

(floating point numbers) here, 8086 does not deal with floating point numbers.

$7 \div 2 = \boxed{3} \boxed{1}$
Quot Rem.

division is the exact reverse of multiplication.

~~AX~~

$$AX \leftarrow AL \times BL$$

So, $16 \div 8 = 8$ bit ans. AL ^{Ans.}

$$\begin{array}{l} \text{AH} \cdot \text{AL} \leftarrow AX \div BL \\ \hline \text{8 bit} \quad \text{8 bit} \\ \text{Rem.} \quad \text{Quo} \end{array}$$

$$\begin{array}{r} 32 \div 16 \\ \hline \end{array}$$

DIV BX


$$\begin{array}{l} DX \quad AX \leftarrow DX \cdot AX \div BX \\ \hline \text{16-bit} \quad \text{16 bit} \\ \text{R10} \quad \text{8} \end{array}$$

✓ IDIV \rightarrow signed division.

11	24
11	25
11	26
11	27
11	28
11	29
11	30
11	31

0001 - 20
02 - 1000
2N25 - 11

4. (a) How does memory banking work?



MP can address one address at a time, so, MP will go to both the ~~the~~ chips, starting from even bank & then odd bank (always); this process is called aligned data access.

→ Whether MP need 16/8 bit; it will go to both the banks, but depending upon the situation, it ~~will~~ can transfer 8 or 16 bit at a time.

Q How does it facilitate ?

→ in terms of performance, it makes up easier to generate one address at a time, but can access two addresses. so, as a result ~~it can~~ via this process up can transfer 16 bit or 8 bit at a time. So, by imposing this process, up has the luxury of getting full bit or half bit or both at the same time depending on the condition.

4(b) Pointer & index ^{registers} usually holds the offset addresses, which is added with the base registers for generating 20-bit physical addresses.

→ After ~~then~~ travelling to 1MB memory, the pointer & index registers ~~has~~ ~~it~~ moves in various directions. IP goes downward, SP & BP goes upwards. SI & DI can move in both directions.