
# 4. Transistor Biasing.



(1) 
$$VBE < 0.7V$$
:  $IB = 0$   $Ic = 0$ 

No voltag Drop in Rc, : VCE = 3V = Vce (max)

Re=1k-a, IB=10MA

$$V_{Rc} = 1 \times 1 = 1 \vee$$

Amplify

Voltage decrease

$$\therefore V_{CE} = 1V$$

$$VRc = Q \times 1 = 2V$$

Output current will not Increase any more. Ic=3mA

VBE = 0.7 V OL IBLBOMA Ic=BIB XVcELO Amplify current Linear Region

# Transistore Biasing (DC)

1. Load line Analysis

- Floyd: Chapters: 5-1(Full)

2. DC Biasing Configuration

- Boylestad: Chapters 4: 4.3, 4.4, 4.5, 4.6

4.7 + PNP -> Fixed bias configuration.

4.11 (4.27 example)

# See also Floyd.

Maths: Boylestad

## DC Biasing-BJTs

$$V_{BE} = 0.7 V$$


$$I_{E} = (\beta+1) I_{B} \cong I_{C}$$

$$I_{C} = \beta I_{B}$$


# Operating Point/Quiescent point/9-point

- 1. Linear: Base-emitter forward
  Base-collector neverse
- 2. Cutoff: Both meverse
- 3. Saturation: Both forzward

Fixed-Bias Circuit




## · Base-Emitter Loop:



$$IB = \frac{\sqrt{cc - \sqrt{BE}}}{R_B}$$

## Collector-Emitter Loop:



#### Transistor Saturation:

- -> Maximum Ic
- -> Avoided: b-c junction not in Treverise, output distorted.


$$\frac{V_{CE=0}}{V_{CE}} = \frac{V_{CE}}{I_{c}} = \frac{oV}{I_{c_{sat}}} = 0.2$$

$$\frac{V_{CE=0}}{I_{c}} = \frac{V_{CE}}{I_{c_{sat}}} = \frac{oV}{I_{c_{sat}}} = 0.2$$

Load-Line analysis: Det. 9-point and trange

VCE = Vcc - IcRc Vccfixed  $\begin{cases} VcE = Vcc | [c=omA] \\ Ic = \frac{Vcc}{Rc} | VcE = oV \end{cases}$ # IB > change > g-point change.


## Emitter - Stabilized Bias Circuit



Base emitter Loop:

$$IB = \frac{V_{CC} - V_{BE}}{R_B + (B+1)R_E}$$

# 1 collectors - Emitters Loop



Vc = Vcc - IcRc

### Base voltage:

$$V_B = V_{BE} + V_E$$

$$V_B = V_{CC} - I_B R_B$$

# Voltage Dividerz Bias

B independent

