

Slide → 8086 Interfacing Part 1

: serial connection

Q Define Chip Capacity

Ans:

The number of bits/bytes that a Semi Conductor memory chip can store is called its chip capacity.

Q On which thing address space depends

Ans:

The size of the address space depends on the number of address lines of the micro-processor.

* Semi-Conductor memories are used as Primary storage for data & code

Q Describe different types of lines & connections

Ans:

A memory device on chip must have 4 types of lines or connections

- Address Line
- Data Line
- Enable Line
- Control Line

: serial connection

Address Line :

1. The input lines that select a memory location within the memory device
2. De-coders are used, inside the memory chip, to select a specific location
3. The number of address pins on a memory chip specifies the number of memory locations. Number of memory location = 2^n

Data Line :

1. The data pins are bi-directional in read-write memories
2. The number of data pins is related to the size of the memory location.
Example: 8 bit wide (byte-wide) memory device has 8 data pins.
3. The number of data lines (n-bits) determines the size of each location in the memory. Memory capacity = $2^n \times m$

Enable Line :

1. All memory devices have at least one chip select (\overline{CS}) or chip enable (\overline{CE}) input used to select or enable the memory device.
2. $\overline{CS} / \overline{CE}$ input is usually controlled by the micro-processor through the higher address lines via an address de-coding circuit

Control Line :

1. RAM chips have two control input signals that specify the type of memory operation: the Read (\overline{RD}) & the Write (\overline{WR}).
2. ROM chips can perform only memory read operations

⇒ Number of memory Location = 2^n

⇒ Memory Capacity = $2^n \times m$


Page-773

⇒ Some RAM chips have a common Read/Write (R/W) signal.

⇒ In most real ROM devices the Read signal is called the Output Enable (OE) signal.

Q Draw RAM Memory Chip Diagram

Ans:-



m - data lines
 $D_0 - D_m$

Fig: RAM Memory Chip

Q. Draw ROM memory chip diagram

Ans;





Fig: ROM Memory Chip

- * $\overline{CS} \Rightarrow$ Chip Select - \overline{CS} at a time \overline{CS} RAM chip \overline{CS} \overline{CS}
- * Chip Select (\overline{CS}) \overline{CS} 0 or 1 low \overline{CS} Active \overline{CS}



	Base 2	Base 10
kilo	$2^{10} = 1024$	$10^3 = 1000$
Mega	$2^{20} = 1048576$	$10^6 = 1000000$
Giga	$2^{30} = 1073741824$	$10^9 = 1000000000$

Page 775

* RAM Chip data lines \Rightarrow bi-directional

* ROM Chip data lines \Rightarrow single directional
[Uni-directional]

RAM $\begin{cases} \rightarrow \text{High (Read)} \\ \rightarrow \text{Low (Write)} \end{cases}$

Q Calculate total addressable memory in a RAM chip where there is a 16 bit data bus & a 32-bit address bus.

Ans:

Given

Address bus = 32 bit

Data bus = 16 bit it means 2 bit
a address line

So, therefore

$$\begin{aligned} 2^{32} \times 2 &= 4294967296 \text{ bit} \times 2 \\ &= \frac{4294967296}{8} \text{ byte} \times 2 \\ &= 536870912 \text{ byte} \times 2 \end{aligned}$$

Therefore

$$\begin{aligned} 2^{32} \times 2 &= \frac{2^{32}}{2^{30}} \text{ GB} \times 2 \\ &= 2^2 \text{ GB} \times 2 \\ &= 4 \text{ GB} \times 2 \\ &= 8 \text{ GB} \end{aligned}$$

Ans -

Q Calculate total addressable memory in a ROM chip when there is a 32-bit data bus & a 16 bit address bus.

Ans:

Given,

Address bus = 16 bit

DATA bus = 32 bit
address line

Therefore

$$\begin{aligned} 2^{16} \times 4 &= \frac{2^{16}}{2^{10}} \text{ KB} \times 4 \\ &= 2^6 \text{ KB} \times 4 \\ &= 64 \text{ KB} \times 4 \\ &= 256 \text{ KB} \end{aligned}$$

Ans:

Q Define word.

Ans:

The number of bits that a CPU can process at one time.

\rightarrow 8086 is 16 bit number
16 bit.

16 bit = 1 word.

8 bit per word
Line
1 bit address

Memory Chip	
0	1111 - 1111
1	0101 - 1111

16-bit Per word size & bit address line
(8+8)

Memory Chip.

00	1111 - 1111 - 0000 - 1000
01	0101 - 1111 - 1100 - 0001
10	0010 - 1010 - 0101 - 1111
11	1000 - 0000 - 1111 - 0000

⇒ ২০ হেক্সিট্রিট ৩০ হেক্সিট্রিট address
⇒ Input line → Memory হেক্সিট্রিট Select হবে।

Micro - Processor ⇒ Volatile Memory.

ROM Chip ⇒ Write signal থাকবে না

$\overline{CS} = \text{High}$
 $\overline{WE} = \text{Low}$
 ⇒ Input Bus
 [Write বন্ধ হবে]

$\overline{CS} = \text{High}$
 $\overline{WE} = \text{High}$
 ⇒ Output Bus
 [Read বন্ধ হবে]

$CS = 0$ ⇒ Read / Write ⇒ don't care.

Q Write the main difference between RAM & ROM chip.

Ans:

RAM is written under normal operation. ROM is programmed outside the computer & normally is only read.

RAM Chip Operation

CS	WE	Mode	Status $D_7 - D_0$	Power
L	X	Not Selected	High Impedence	Stand by
H	L	Write	Acts as input bus	Active
H	H	Read	Acts as output bus	Active

* $CS = L$
 $WE = X$ \Rightarrow 86% Power reduce

* $A_9 - A_0$ address line बिना बच बचे,

Q Define Impedence

Ans:

Low Current with high voltage.

RAM को \Rightarrow \Rightarrow

RAM

SRAM

Example: Micro-Controller

DRAM

Example: PC, Laptop, Servers, Mobile.

* Transistors Switch and Amplifier बिना बच बचे, या

Q Draw 1-1 RAM Cell 155 NAR-G

Ans:




Fig: 1-1 RAM Cell

Q Draw an inverter circuit

Ans:




Fig: Inverter Circuit

Q Draw D-RAM cell

Ans:




Fig: D-RAM cell

* S-RAM Value Lock হয়নি, Lock করায় Value Power off / Load Shedding না হয়।
সরল থাকবে,

* D-RAM -এ ২-৪ ms সময়ের মধ্যে new written
বলার আগে, তা না হলে Capacitor charge থাকবে
কেননা,

SRAM Design করতে ৭টা device লাগে
DRAM Design করতে ২টা device লাগে,

Q Why DRAM is used in servers?

Ans:

System RAM forms the larger larger
space.

Q. Write differences between S-RAM vs D-RAM

Ans:-

SRAM	DRAM
a. SRAM uses flip-flops	a. DRAM uses capacitors.
b. Stores data till power is supplied.	b. Stores data only for few seconds even when power is supplied
c. Does not refresh the memory cell	c. Continuous refreshing is required to retain data
d. Data access is faster	d. Data access is slower
e. Consume less power	e. Consume more power
f. Less memory per chip	f. More memory per chip
g. Cost per bit is high.	g. Cost per bit is low.

Q. Define Memory Decoding

Ans:-

It is the process of generating chip select signals from the address bus for each device in the system.

Q. Why we need memory decoding.

Ans:-

All the memory locations are not implemented. All the address are not used by the memory devices to select particular memory locations. The unused lines are used to decode to generate chip select.

Memory Decoding 2 प्रकार हैं,

1. Linear or Partial Decoding
2. Absolute or Full Decoding

Q Write the advantages of linear decoding

Ans:

- a. Simple
- b. Cheap
- c. Fast.

Q Write the disadvantages of linear decoding

Ans:

- a. Unutilized space & fold back
- b. Bus contention
- c. Difficult future expansion.

Q Define Memory fold back


Ans:

Each memory location has more than one address called memory foldback.

Memory Decoding

Draw the diagram of 8-bit microprocessor with 16 bit address bus and 8 bit data bus interfaced with 6KB RAM using linear decoding method. Each RAM chip has 10 bit address bus and 8 bit data bus. Also provide the corresponding address map (starting address and end address) for each RAM chip

Ans:



Given

Address Bus = 10 bit

Data Bus = 8 bit

$$\begin{aligned}
 \text{Memory size of a single RAM chip} &= 2^{10} \times 8 \\
 &= 8192 \text{ bits} \\
 &= \frac{8192}{8} \text{ bytes} \\
 &= 1024 \text{ bytes} \\
 &= \frac{1024}{1024} \text{ KB} \\
 &= 1 \text{ KB}
 \end{aligned}$$

Target = 6 KB

Which mean we will need 6 ram chips.

$$\begin{aligned}
 \text{Memory size \& Capacity of Processer} &= 2^{16} \times 8 \text{ bit} \\
 &= 524288 \text{ bit} \\
 &= \frac{524288}{8} \text{ bytes} \\
 &= 65536 \text{ bytes} \\
 &= \frac{65536}{1024} \text{ KB} \\
 &= 64 \text{ KB}
 \end{aligned}$$




Fig: 8 bit Micro-Processor interfaced to 6K RAM

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Device Selected	
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1 st Address	RAM CHIP 0
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1023 th Address	
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1 st Address	RAM CHIP 1
0	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1023 th Address	
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1 st Address	RAM CHIP 2
0	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1023 th Address	
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1 st Address	RAM CHIP 3
0	0	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1023 th Address	
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 st Address	RAM CHIP 4
0	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1023 th Address	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 st Address	RAM CHIP 5
1	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1023 th Address	

- * Address bus এর higher order Pin cs এর সাথে দিবে,
- * Address map Continuous হয় না।
- * Connection ক্ষেত্রে - শুরু হয় LSB থেকে
- * - আরো Page এর Math দিয়া 64KB Processor
6KB memory এর address বসতে হবে,
- * 64KB Processor 68KB memory এর address
বসতে পারবে না,