

* SPI → Serial Peripheral Interface

* I²C → Inter Integrated Circuit

30. Write note on Inter Integrated Circuit.

Ans:

~~It's pronounced eye too eye or see on~~
It's an advanced form of USART. The transmission speeds can be as high as a whopping 400 kHz. The I²C bus has two wires. One for clock & the other is the data line.

SPI to
MOSI
MISO
CLK
SS → Unique Pin
Common Pin

I²C to
SEL
SDA → Common Pin

31. Draw I²C Protocol Diagram.

As:




Fig: I²C Protocol Diagram

32. You are given

Page → 26

$M_1 \rightarrow S_1$

$M_2 \rightarrow S_2$
 $M_2 \rightarrow S_3$

Draw I₂C Protocol Diagram with Id.

Ans:

$M_1 \rightarrow S_1$ (10)
 $M_2 \rightarrow S_2$ (11)
 $M_2 \rightarrow S_3$ (12)





Fig: I₂C Protocol

* SPI is Master or Master?

কোন Master যা থাকে
Slave select লিন আছে, তাহা হইবে
Master যা থাকে Clock signal
- আছে,



33. Write the advantages of SPI

Ans:

a. Flexibility:

The I2C Protocol supports multi-master, multi-slave communication. More than one master can control & communicate with the slave. I2C can speed things up.

b. Addressing Features:

The I2C Protocol lies in its inherent ability to use chip addressing. It means that it is possible to add components to the bus without any complexity.


c. Simplicity:

I2C Protocol doesn't complicate the design. It requires only two bi-directional signal lines to establish communication among multiple devices.

34. Draw I²C Protocol Sequence diagram (data)

Page → 28

Ans:



ACK → Slave

Fig: Instruction sequence data from master to slave

35. Master (index: Q) wants to send data (Char 'hat') to Slave (index: 8). Draw corresponding sequence diagram

Ans:




Fig: Sequence Diagram

36. Master (index:2) wants to send data (char "hat") to Slave (index:8); (char "Mat") to Slave (index:9); (char "aet") to Slave (index:10). Draw the Corresponding Sequence diagram.

Ans.




Fig: Sequence Diagram

37. Which Communication Protocol is better for large distributed system. Explain two reasons in two or three sentences.

Ans:

I²C is better. Because the design is simple. There are only two Pins; SDA & SCL. We can interface it easily.

38. Write the advantages of multi master.

Ans:

If one master is corrupted, we still can use the others.

* I²C is a bus for slave device [with master]
সিঙ্গেল-মাস্টার, বাল্ব-টু-বাল্ব

Although the master devices can not talk to each other over the bus & must take turns using the bus lines.

* 8086 Microprocessor -এর- AD₀-AD₁₅ Pin হলো Address-এর data পরিবাহী, অর্থাৎ Multiplexed.

* A₁₆ → S₃
A₁₇ → S₄
A₁₈ → S₅
A₁₉ → S₆

অর্থাৎ এর অবস্থা Pin.

* RD' \rightarrow Low while reading from memory on Port

* WR' \rightarrow Low while writing to memory on Port

* ALE \rightarrow Address Latch

* M/I/O' \rightarrow


High state Memory Operation
Low state Data Operation

* Pin Description

A ₁₇ /S ₄	A ₁₆ /S ₃	Function
0	0	Extra Segment Access
0	1	Stack Segment Access
1	0	Code Segment Access
1	1	Data Segment Access

39. Draw Multiplexer Diagram

Ans:



Slide → 8086 timing diagram.

Page-432

40. Why we use timing diagram.

Ans:

It represents the execution time taken by each instruction in a graphical format. The execution time is represented in T-states.

41. Define instruction cycle

Ans:

The time required to execute an instruction.

42. Define Machine Cycle

Ans:

The time required to access the memory or input/output devices.

43. Mach Describe Machine Cycle states.


Ans:

T₁: Address is output

T₂: Bus Cycle type [Mem/IO, read/write]

T₃: Data is supplied / Data is received.

T₄: Data latched by CPU, control signals removed.



NP \longleftrightarrow I/O

- * DEN signal = Data Bus Enable [Mainly Data Bus Buffer Enable]
- * Databus activate signal buffers enable memory to write.

Write Operation এর পদক্ষেপ:


- a. Send Address
- b. Send data
- c. Give Command "Write"

\Rightarrow 8086 এর Clock rate = 5 MHz
 যাতে এক cycle complete করতে
 সময় লাগে 0.2 ns.

\Rightarrow Shutdown signal high

\Rightarrow Read signal Low হতে হবে high কমে

\Rightarrow DEN \rightarrow Buffer to Memory






Fig: Bus Timing Diagram for Write Operation

44. Draw Harvard Architecture Block diagram

Ans.




Fig: Harvard Architecture Block Diagram

45. Draw Von Neuman Architecture block diagram

Ans




Fig: Von Neuman Architecture Block Diagram

* Harvard Architecture → Computer Architecture.
Example: ATmega 32, MIPs.

* Von Neuman → Assembly Program →
Example: Intel 8086, x86.

46. Write the differences between Harvard Architecture vs Von Neuman Architecture

Ans:

Harvard Architecture	Non Von Neuman Architecture
a. Separate buses for instruction & data fetch.	a. Single shared bus for instruction & data fetching
b. Easier to Pipeline, so high performance can be achieved.	b. Low Performance compared to Harvard Architecture
c. High cost	c. Cheaper.
d. Data & Program memory are in different locations. No chance of corruption of Program memory.	d. Data & Program memory are in the same chip. Corruption may occur.

47. Write the differences between RISC vs CISC

Ans:

RISC	CISC
a. Instruction Pipelining & increased execution speed	a. No instruction Pipelining feature
b. A large number of registers are available	b. Limited number of general purpose registers.
c. Single, fixed length instruction	c. Variable length instruction
d. Used with Harvard Architecture.	d. Used with Harvard & von-neuman architecture

48. What is EEPROM

Ans:

Electrically Erasable Programmable Read Only Memory. It's a type of non volatile memory used in computers.

49. Write the differences between EPROM vs EEPROM

Ans:

EPROM	EEPROM
a. Long time required for erasing	a. Short time required for erasing
b. less expensive	b. More expensive