

Draw Back

Page 187




Fig: An 8 bit Microprocessor interfaced to 6k RAM system

Write the drawback of Linear Decoding

Page 88

Ans:

- For 8 bit microprocessor with 16 bit address bus & 8 bit data bus, we have 64KB of RAM memory space.
- We can interface with 64KB of RAM memory where each RAM chip has 16 bit address bus & 8 bit data bus.
- The address map is not contiguous.
- If both A_{10} & A_{11} are high at the same time then a bus conflict occurs.
- If all unused address lines are not utilized as chip select then total memory size is reduced. It is called memory foldback & it wastes memory space.

* A_{15} Pin -এর don't care এর, কারণে memory size 64KB থেকে নেমে 32KB -এর, এর ফলে fold back problem হয়,

Draw the diagram of 8-bit microprocessor with 16 bit address bus interfaced with 9KB RAM **using linear decoding method**. Each RAM chip has 12 bit address bus and 8 bit data bus. Also provide the corresponding address map for each RAM chip.

Solve:

Page-790

Given

RAM Chip

Address Bus = 12 bit


Data Bus = 8 bit

$$\begin{aligned}\text{Memory Size of a single RAM chip} &= 2^{12} \times 8 \\ &= 4096 \times 8 \text{ bits} \\ &= 32768 \text{ bits} \\ &= \frac{32768}{8} \text{ bytes} \\ &= 4096 \text{ bytes} \\ &= \frac{4096}{1024} \text{ KB} \\ &= 4 \text{ KB}\end{aligned}$$

Target = 9 KB

Which mean we will need 3 ram chips.

$$\begin{aligned}\text{Memory Size/Capacity of the Processor} &= 2^{16} \times 8 \text{ bit} \\ &= 524288 \text{ bit} \\ &= \frac{524288}{8} \text{ bytes} \\ &= 65536 \text{ bytes} \\ &= \frac{65536}{1024} \text{ KB} \\ &= 64 \text{ KB}\end{aligned}$$






Fig: Micro-Processor interfaced to 9KB RAM

* RAM Chip এর Address bus র সম্বন্ধে যেটা অনুমান
১. থেকে - সিদ্ধান্ত দেওয়া হবে।

A. থেকে - সিদ্ধান্ত। বাক্য - বাক্য।

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		RAM CH
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1 st	RAM CH3P0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1 st	RAM CH3P0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1 st	RAM CH3P1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 st	RAM CH3P2
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 st	RAM CH3P2
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 st	RAM CH3P2

Full Decoding:

→ All of the higher address lines are decoded to select memory chip. The chip is selected only for the specified logic levels on these high order address lines.

→ Each memory location has unique address

→ Disadvantages: it needs more hardware for decoding

Decoden Types

- i. 2 to 4 decoden
- ii. 3 to 8 decoden
- iii. 4 to 16 decoden
- iv. 5 to 32 decoden
- v. 6 to 64 decoden

6 to 64 decoden (max)

AND Gate Truth Table

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

NAND Gate Truth Table

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

- * Decoders Low to active 24,
- * 74LS139 24 to 4 Decoders
- * RAM chip 0 to active

Truth Table for 74LS139

G	B	A	Y_0	Y_1	Y_2	Y_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

Truth Table For 4 input NAND Gate



A	B	C	D	A.B.C.D
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0


Truth Table for 4 input AND Gate

A	B	C	D	ABCD
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

⇒ AND Gate use $\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$, AND gate output $\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$

* 2 to 4 decoder is $\overline{A_1} \cdot \overline{A_0}$ Chip Select.

* $A_{15} - A_{12} \Rightarrow$ Unused address - line $\overline{A_{15}} \cdot \overline{A_{14}} \cdot \overline{A_{13}} \cdot \overline{A_{12}}$



Memory Decoding

Full Decoding

Draw the diagram of an 8-bit microprocessor with 16 bit address bus and 8 bit data bus interfaced to 4KB RAM system using the full decoding method. Each RAM chip has 10 bit address bus and 8 bit data bus. Provide the corresponding address map (starting address and end address) for each RAM chip.

Ans:

Page-97


Given,
RAM CHIP
Address Bus = 10 bit
Data Bus = 8 bit

$$\begin{aligned}\text{Memory Size of a single RAM chip} &= 2^{10} \times 8 \\ &= 1024 \times 8 \text{ bits} \\ &= 8192 \text{ bits} \\ &= \frac{8192}{8} \text{ bytes} \\ &= 1024 \text{ bytes} \\ &= \frac{1024}{1024} \text{ KB} \\ &= 1 \text{ KB}\end{aligned}$$

$$\text{Target} = 4 \text{ KB}$$

Which mean we will need 4 ram chips.

$$\begin{aligned}\text{Memory Size/Capacity of the Processor} &= 2^{16} \times 8 \text{ bit} \\ &= 524288 \text{ bits} \\ &= \frac{524288}{8} \text{ bytes} \\ &= 65536 \text{ bytes} \\ &= \frac{65536}{1024} \text{ KB} \\ &= 64 \text{ KB}\end{aligned}$$








Fig: Full Decoding Microprocessor interfaced to 4Kb

Reference [NPN Transistor]:



- Collector is positive voltage connected.
- Collector and emitter current flow is, [Sufficient Base Current required].

Reference [PNP Transistor]:



- Emitter is positive voltage connected.
- Emitter and collector current flow is, [Sufficient negative current flow from base]