$0 \longrightarrow 0H - 3H$ $1 \mapsto 4H - 2H$ $2 \mapsto 8H - BH$ $3 \mapsto CH - FH$ $4 \mapsto 10H - 13H$

Internupt Vector

a. 0-4 ane neserved vectors.

b. some of the vectors are for errors that occur during the execution of software, such as the divide error interrrupt.

c. Intel neserves the 5-31 interrrupt vectors for the other microprocesson Products. The nemaining interrrupt vectors (32-255) are

ASE EMPX HO

available for the user.

d. The lower the vectors number, the higher the Priority.

e. Intermupt goes to the memory location that is four times the value of the intermupt number

Molh - Calculate the memory address /location for the INT CH in the interment vactors table.

Solve!

Given,

intermupt

INT CH

CH X4H = 30H

1. 0090H & 0031 H Location Contains IP in the intersnupt rection table.

ii. 00 32 H & 00 33H Location Contains es in the interroupt reelon table

Addicess	
33H	C5-H
32H	C5-L
314	IP-H
304	JP-L

Fig. Memory Address / Location don the internupt INT CH

Se sale askarana Asia a

- ट्राइटिस त से नार्डिंस श्रमें सेम क्यी - वर्षे । १ त नार्डिशिय विक् - तमं न्या सम स्मर्टन सीय क्यी - वर्षे ।

* Physical Address => Intermupt top first line indicate togs,

Math -> Calculate the memory address / location Page->126 for the intermed INT 54 in the intermed tector Ans: 1 i. 0014H & 0015H Contains Gliven IP in the internut vector THT SH -Lable 5 H × 4A = 14H ii.0016H & 0017H Location Compains cs in the C5-H 17H intennual veelon table CS-L 1614 ÎP-H 15H IP-L 144 Fig: Memory Address / Location for the internupt INT 5H.

Themoupt Active RM, THAT CS, THAT IP,

Main Program was CS, IP slack of Sure TEST

-24,

THEN CS, IP WINGE intermupt of Conf. Her MIGHT MI

Micro-Processon Jost Mode - 1 Toga Toga, a. Real Mode b. Prolective Mode. Real Mode

Real Mode

O Supports Segmentation

b. No Vintual memory support

C. Memory Protection mechanism

O Memory Protection mechanism


O Memory Protection mechanism

O Memory Protection mechanism

O No variable

4) Describe Operation of Real Mode Intermed

- a. The Contents of the flag negisters are pushed onto the stack.
- b. Both (IF) & (TF) flags are set to o.
 This disables the INTR Pin & the Trap on
 Single step feature.
- C. The Contents of the Cunnent Code segment negister (cs) are pushed onto the stack.
- d. The Contents of the Cunnent in (IP) are Publied and the Stack.
- e. The intermupt vectors contents are Jetcheal, & then Placed into both IP & es so-that the next instruction executes at the intermupt service Procedure addressed by the intermupt vectors.



FR→ Flag Register
es → Code segment


IP → Instruction Pointer

Slack - I Push agot

FR -> cs -> IP

Slack caggs Pop -> pg

IP -> c6-> FR



over flow

Internupt Zeno:

MOV AX, 05 Mov DX , 00 DIV DX

it When interroupt zero occurs?

Ans: - The divide ennon occurs wheneven the nebult from a division overflows on an attempt is made to divide by zeroo.

13 What happens aluming interpupt o.

Three things happen during intermupt o. a. Flag negisters on the stack.

b. Reset IF & TF

C. Pushes the neturn address (es & IP) on Stack.

d. Gels es & IP value for the start of the interrupt service Procedure from address 0000H & 0000H in the interment vector table.

Huthen interrupt one occurs?

Ans. In single step mode a system will L Stop after it executes its ex instruction & wait for further direction from the user.

single-step on trap occurs after the execution of each instruction is the trap (PF) trag bit is set.

And happens during interoupt one.

Three things happen.

a. Pushes the long negister on the Stack.

b. Reset IF & TF

C. Rushes the meturan adolness (cs 8 IP) on stack

Get\$ CS & IP value for the start of the interroupt service Proceedure from address orogin & orogin in the interroupt vector table

B When interrupt to a occurs.

Ans: The non-maskable interroupt occurs when a logic 1 is Placed on the NMI input Pin to the micho Processon. The input is non-maskable which means that it can not be disabled.

As What happens during interroupt two.

Ans:

Three things happen

a. Pushes the flag negister on the stack.

b. Reset IF & IF.

C. Pushes the neturn address (es & IP) on stack.

Giel Cs & IP value for the start of the interrupt service Procedure from address 000AH & 0008H in the interrupt rector

table

Ans: Ans.

Lange System boilers connected to the NMI input.

If the Processure goes above some Proceed

limit, the senson will send an interrupt signal

to the 8086. Type-2 interrupt sensice Procedure

for this case might turn off the fuel of

the boilers, open a Processure nelief valve & sound

an alanm.

It What's - we use of interroupt type 3.

the main use of intermet 3 is to implement a breakpoint tunction in a system for debugging.

then inscribed a breakpoint, the break point features executes all the inscribed breakpoint & then stop execution.

* INT 3 ; 1 byle instruction.

1. Page-7192 9. Z. Mov- Ay, BX int 3 => debygging 1 स्थित 6 नामी line मिला execute कर्वा र नामीव line -4procent boist set. alg - shared , moit tosted! Mov 7 ADD - OPPCode 12 What happens during interrupt 3. Three - things happen a. Pushes the flag negister on the stack b. Reset IF & 1F. c. Pushes the neturn address (cs & IP) on Stack. Get the CS value for the stant of the internupl service Procedure from address oooEH in internation

And IP value son the stant of the Procedure from the address occit in the interrupt

vector table

Internupt:

Into [Interment It Overflow]

1. Mov AL, 80H
2. ADD AL, 1H
3. INTO;

TINTO
JMP ₹

9. JUB AX, CX

7. Mov AX, BX

else do nothing

indention too gigh sect

OP Code -> a byte rold!

* A special one tyle instruction (INT 9) that issue uses this vectors to access its interroupt service Procedure.

* In 3 => pull so out was

& when istermupt - 4 oceans.?

Ans: The 8086 overslow stag (oF) will be set if the sign nesult of an anithmetic of the hepnesented in the destination negisters on memory location.

The What happens during interment 4.

Three things happen

9. Pushes - the flag negister on the stack b. Reset IF & TF.

C. Pushes - the neturn address (cs & Ip) on slack

Gret the CS & IP value for the stant of the interroupt service Procedure from address 0018 H & 0010 H in the interrupt rector table.

INTA

JN1 2H

J = interment enamples [0~822]

The ist n instruction calls the intension to bearing that begins at the address nerreseated in rectors number of.

INTO !

INTO instruction overflow flag check - 2000,

OF = 1 - 2009 instruction Procedure can - 1000 (0)

Procedure - 100 address interrupt vector type number

4 - 1 save - 2000,

* INTO Software debuging & Allest.

une

TRET:

The intermupt service instruction (IRET) is used only with software on hundware intermupt service Procedure.

Ans.

IRET does three things.

a. Pop stack data back into the & IP.

b. Pop stack data back into CS

C. Pop Stack data back into the flag

negister.

He Give an example of Internupt Service Procedure

Ans:

INTS PROC FAR USES

ADD AX, BX

ADD AX, BP

ADD AX, BP

ADD AX, BI

ADD AX, BI

INTS ENDP.

TRET

14 Show Statuses of Flags

MOV AX, FFH

ADD AX, 16H

OOOO - 0000 - 1111 - 1111

OOOO - 0000 - 0001 - 0110

TF =0 [The mesult is now zero]

OF =0 [There is no carry at the MSB (15thbit)

AF = 1 [There is carry from 3nd to 4th bit]

PF = 0 [Odd numbers of 1's, lowers 8 bit]

SF =0 [It's a Positive Numbers)

OF =0 [It's with in -14 to - 32 768d & at od to 32767d. so no overslow]

7 -तमं अक्षा दिन्यः कार्वेद्धां भावान स्थानं दिवान 8 Pif ए-

High Level - Assembly Machine Binary and hex cools.

* TRET USE TOOL AND Reluism GE MANN.

A Julianable -day -odled

a. Flag save to Fr.

b. IF TF, IF disable 483.

C. Stack to es, IP save to