And: Describe DMA operation shootly

a. The I/o devices neguest DMA operation
via the DMA neguest: line of the controller
Chip.

b. The Controller thip activates microprocesson to nelease
the bus.

C. The mienophocesson sends HIDA (hold acknowledge) back to the DMA controller, indicating that the bus is disabled. The DMA controller Places the memory address of on the address bus & sends a DMA acknowledgement to the Periphenal device.

d DMA Contitollen Completes the DMA transfor & nelease the buses.

\*DMA controller o factor negister use asta.

=> DMA address negister -> Data transfer as sind

=> DMA Court negister -> assist byte data antita

-31 31627;

=> DMA control negister -> cru talan

neceive asta,

\* DMA TONG mode -4 2019 20169, 169, 169 ( Burst (i) Cycle Stealing In TransParent and

Bunst -> Total file Transfers In possit onthe System bus rollease agaga AT, \* Bunst -2 Jasten transfer pi, Trans mieno-Processon -GA GA inefficient 25 Burest में 110 21000 किएम ग्रीमें Y Cycle stealing - on Mode -> Data transfers Taga, hen bus nelease toga that

X Transparent mode -> bla promon sit

I When Transparent Mode works?

The DMA Controllers only transfers data when the micro- Processor CPU is Peroforming operations that do not use system buses,

\* DMA OPERation micro- Processon 43 47 gut -বিব্রেশ্বাস্থ্র V DAR Contrates a trees negister use

\* Transparent mode sit raign and slow.

A Processon - Las say Transpapent mode an - The Cont negistes -> apple

\* Treamstanent mode ant - System 44 477) - GANZHO => DIA Control toogisters + CPU TILES

1000 94190000

Ano:

An entine block of data is transfermed controller in one contiguous sequence. Once the DMA controller is granted access to the system buses by the CPV, it transfers an bytes of data in the memory data block before beleasing control of the system buses buck to the system.

Bust Burst mode use arts alter BG1, BR.

B Burst mode use arts Program Load arts,

data liles load arts memory 65.

The Chele steeling mode Viable alternative
use arts alternative

田 Czele Stealing mode use BR 公知 BG use 可 Czele Stealing mode u cpu is not idled.

the deal selection

Problem! - Transfer of bus control in either dinection,

from Processon to device on vice - versa takes


250ns. One of the IO device has data transfer.

nate of T5 kB/see & employs DMA Data are

Data are transferred one byte at a time.

- @ Suppose we employ DMA in a burist mode, thow how long does it take to transfer a block of 256 bytes.
- 6 Calculate the same for cycle stealing mode? -

And: nome the part book solid wish



Giiven

3 3

3 3

3

9

Transfer of bus control from Processon to DMA = 250 ms. Transferring back bus Control from DMA to HER HEALTH THE TO SEE THE SEE THE SEE Processos = 25075.

Time Jaken to transfer 250 Bytes from DMA to memory 256 75 X 1024 10 11 11 11 11 11 11

200 1 2 1 256 " OFF 948 10 8 0 8 0 8 1 = 76 8 00 x 10 

> Total = 250 + 3333333333 + 250 = 3333833 . 33 ms.

> > Ans:

6 Let x = Treanstern time Processor to DMA [Bus Control] = 6 Trumsten time of I Byte - Iron DMA to memony. z = 1 reansfero Lime DMA to Processoro [Bus Control] Patal 1 xyz transferos 1 Byte. total time foro 1 xjz = 250 ns + 13020.83 +250 ns. -lakes -lotal = 13520.83 ns 256 4 4 = 135 po. 83 x p56 ns = 3461 3 33.33 ns.

## Burite shoot description of execution unit

Ans.

- a. Execution Unit is a 16-bit anithmetic logic unit.
  b. Execution unit Com add, substract, and on increment, decreement, Complement Binary numbers.
- C. Execution unit has Jours 16 bit general Ruspose negister, a 16 bit b flag negister, & a Control unit.
- d. Execution unit Contains eight 16 bit negisters Ax, Bx, Cx, Dx, SP, BP, 51 & DI.
- e. The general Punpose negisters Ax, Bx, cx, Dx con be fundhen divided into two 8 bit negisters AH & AL; BH & BL, & CH & CL, DH & DL.
- 1. Those negisters can stone 8 bit on 16 bit data during Program execution.
- g. Flag negistens have nine flags.
- h. six of those mine flags indicate Condition
- i Three nemaining lags control certain oftendion.

## 10 Describe the Junetion of Bus interspace unit

ກ5:

a. The BIU Stones Proefetched instruction byte in FIFO negisters called queue from memory

b. Fetching the new instruction while executing the Cunnent instruction is nefferred as the instruction Pipeline.

C. BIV has a dedicated adden. It Produces 20 bit Physical address.

d. Bus control legie unit generates all bus control signals. Example: Read & conites the memory, I/o Ports.

e. four segment negisters hold the starting addresses of Jour memory segments.

J.

Flag Register - Card 980-

66+ and status stag

3 to and Control flog

SF -> SF= 0 and Positive SF=1 and negative

ZF -> ZF = 0 AIGH hesult non zeno, ZF = 1 AIGH

CF→ CF=1 माल Canny आ\$, On 71-712 CF=0

PF→ でから 対色をすか 1 3(A PF=1, 14(で)ら 対色をなか 1

Even #21's AIG => High
Odd 1's AIG => Low

Mep 1 stat Oneralion and ot=1 sil

TFH

EF Hexa to -catco,

Binary to fat

O 111 1111

LAT ATCAT 1 CAISI ANIA.

O 111 1111

+1

10000 0000

ANI ANI CAMPAN ANI ANI ANI ANI ANI CAMPAN ANI CAM

AF = 1 [3<sup>nd</sup> to 4th bit me there is Canny]

ZF = 0 [Non zero nebult]

SF = 1 [ Negative Number]

OF = 1 [ Overslow]