number of bits/ bytes that a

"Conduction memory chip can stone is called

Its chip capacity.

B. Dn which thing address space depends on

The size of the address space depends on

the number of address lines of the micro-processon

Primary storage son data & code.

B. Describe different types

A memory

4 types Fr-spoq a Address Line b. Data I'me C. Enable Line MAR. F d. Control Line Control Line: signals

39999

100	19-11-	0
	1 . The input lines that select a memory	6
Address line:	Location within the memory device	6
	2. De-Codens ane used inside the	6
-		6
o fait with	memory chip to select a specific	6
	No and the second secon	6
sales of section of	3. The numbers of address Pins on a	67
	" Emons Chin Know the mumber of	5
	memony Locations. Numbers of memony location = 2? 1. The data Pins care bi-directional in nead - white memories.	57
Dula Line:	The data Pins ware bi-directional	2
	in head - white memories	2
Harris 32040 00	The season of sala His 13 helated to	0
apparent out to so	the size of the memory location.	6
	Example: 8 bil wide how.	200000000000000000000000000000000000000
to body has de	memory derice has 8 data Pins.	=
1 0 00 0 ole	a man 8 data Pins.	6
	o he humbon of all	5/
	the memory M caen coeated in	5
lines . See alteredie	1. All memory devices have at least one chip select (c3) on this enable	6
Findle Time:	one this solve (cel solve at least	6
and town and a	(CE) input used to select on	
Contestions	enable the memory device.	6
	CO / CE W STANDARD A	e
	the micro-Processon through the high	6
	the micro-Processon through the highers	
Cool .	1 Dans de-Codina Cina "	
Control Line:	signals that specify the type of openation: the Read 15 10	
	and specify the type of	-
	"icword vous", "	6
	memory operation: the Read (RD) &	6
	C (WK).	6
	2 Pag. 1.	6
	2. Rom chips can Penform only	(5
	enemoted positions only	(=
	memory nead operations	(6
		(6

=> Numbers of memory Location = 2n => Memory capacity = 2n x m

Page-773

- => Some RAM Chips have an Common Read (Wtite (R/W) Signal.
- => In most real Rorl devices the Read signal is called the Output Enable (oE) signal.

B Droaw RAM Memory Chip Diagram

10 - An

col # \$ 5 kg, (5)

chip select Read/Unite

Chip select Read/Unite

Read/Unite


Read/Unite

Read/Unite

m-dala lines
Do-Dm

tig: RAM Memory Chip






Ma

M3

Common Bus

1 Draw

MY TO GARDON GOOD



Ay -

0 000

con me material posters and ag & Calculate total addressable memory in a Rome this when there is a 32-bit data bus & m 16 bit address bus. Ans: Griven, (story) and & Address bus = 16 bit Tid Cheulementalyti addressibles mensely istaly and adress stimes is a small easily eight 32 - bit addites bus. Therefore 16 216 kB ×4 110 00 X4 = fid & smean in fidal = 26 KB X4 = 64 KB X4

= 256 KB

Ag:

Define wond.

THE TENTH LEED I

Ans: The numbers of bits that a cru Can Process at one Lime.

=> 8086 to 16 bit number (21151 2010) AX-6-नाह्य 16 किंसे. 16 bit = 1 wond.

8 bit per word sign I bit address line

Memory Chip 0101 - 1111

(8+8) Rea condingth Right address Il line

Memoral Chip.

OD | 1111 - 1111 - Gotto - load

OI | Olo | - | 1111 - 1105 - Odol

lo | Oolo | - | 1010 - 0101 - 1111

II | load | - | Odol - 1111 - Odol

=> 200 gam bit too gam address

=> Input line -> Memory gaptal Select - aga,

The Micro - Processon => Volatile Memory.

The Rom Chip => Write signal - salar ar

CS = 0 - 21st Read / Wnite => don't Cane.

ৰঙ্গ। যায়

Roth Chip. Roth Chip. Ans: PAM is whitten under normal operation. Rom is programmed outside the Computers & normally is only read. Ran Chip Operation. Computers & normally is only read. Ran Chip Operation. Computers & normally is only read. Ran Chip Operation. Computers & normally is only read. Ran Chip Operation. Computers & normally is only read. Ran Chip Operation. Computers & normally is only read. Ran Chip Operation. Ran Chip Operation. Computers & normally is only read. Ran Chip Operation. Ran Chip Operat					Page-778
Ans: Detroction. Rom is written under moranal operation. Rom is programmed outside the Computer & moramally is only read. RAM Chip Operation. CS LIE Made Stalus Dz - Do Powers I X Not High Impedence Stand by He L Whoite Aels as input bus Active H Read Aels as output bus Active * CS = L NE = X 264 86%. Power beduce - 221 * Ag - Ao address line - 127414 data - 1264, The Deline Impedence with high voltage. RAM So tage 221 RAM SRAM SRAM SRAM SRAM Deline Micro-Col	Pa Utri-	le the 1	nain aliffe	enence between	RAM &
Operation. Rom 15 Proof nammed outside the Computer 8 more mally 15 only read. Ram Chip Operation Cs LIE Mode Status Dz - Do Powers 1 X Not Selected High Impedence Stand by H L White Ads as output bus Active H Read Ads as output bus Active * CS = L The = X 20st 86% Powers beduce - pat * Ag - As a ddreess line factor and acta Define Impedence Ans: Low Cunnent with high voltage. RAM 50 taga 22 RAM SRAM Framme: Micro-Columnia.	Kom	Chip.	PORCE OF	14 300 100 100 100 100 100 100 100 100 100	
Computers & more mally is only read. RAM Chip Operation CS LIE Mode Stalus Dz - Do Powers 1 X Not Selected High Impedence Stand by H L White Aels as input bus Delive H Read Aels as output bus Delive K CS = L NE = X 2967 86%. Powers beduce - 227 H Deline Impedence Ans: Low Cunnent with high voltage. RAM SRAM Example: Micro-Col RAM SRAM Example: Micro-Col Dense	Ans:	16 34 5		1	~)
CS LIE Mode Status Dz - Do Powers 1 X Not Selected High Impedence Stand by H L White Aels as input bus Active H Read Aels as output bus Active * CS = L DE = X get 86%. Powers beduce gri * A3 - Ao address line facted tope together Ans: Low Cunnent with high voltage. RAM Define Impedence Ans: RAM SRAM Example: Micro-Col DD004.	ОР	Goodlow . K	19 19	Proog nammed out	side the
CS LIE Mode Stalus Dz - Db Powers 1 X Not Selected High Impedence Stand by H L White Aels as input bus Delive H Read Aels as output bus Delive * CS = L NE = X 26A 86%. Powers beduce - PAT * A9 - A0 address line - Facult organism and	Com		nonmally	is only read	J.
H L World Aels as input bus Active H Read Aels as output bus Active * CS = L * CS = L * A9 - A0 a detress line factor and active Ans: Low Cunnent with high voltage. RAM Detress Micro-Cont * RAM * PROMITE TO THE CONT * Proceed Ansier Cont * P	C5		Mode	Status Dx - Do	Powen
RAM SRAM Example: Micro-Columnia Read Ads as output bus Active A	1	×	Not Selected	High Impedence	
RAM SRAM Example: Micro-Col. Read Ads as output bus Active Ads as output bus Active Ac		L 33	Wroite	Ads as imput bus	Delive
The = x 200 86%. Power beduce - 201 A Define Impedence Ans: Low Cunnent with high voltage. RAM RAM RAM Example: Micro- Cool Dens.	4 177	11044 1044	Read	Ads as output bus	setive
RAM - SA AAGA - 221 RAM SRAM Example: Micro- Cont. 11	to Delin	e Impede	nce a dete	ess line facula	कार्ड कर्डवं। ८ - क्यं
+ xample: Micro- Cont "	RAM	कर्ष देवता	र्वं	with high volta	ge.
* Transistors switch Gae Amplifiers Tours of order and	± xample	e: Micro- Co		-x	ample: pertoples




Fig: 5-RAM Cell

a property of the state of the

MAR CE

母:	Droaw	an	inventen	Cincuit	
Ans				, principal	ļ

-1 2 3 5 6 7 8




Fig: Inventen Cincuit

cell 13 made D-RAM 1 Drow

Ans:




Fig: D-RAM cell

* 5-RAN to Value lock = 20% NR, Lock - 23% Value Powers off /load Shedding 21 3321 পার্যা - भाकदि

* D-RAM -4-2-4 ms signa nemotten कर्ता साहा, जा मा कार Capaciton change कार्तिया 620(A,

> SRAM Design soals 46 device Alest DRAM Design rage and device miet,

Why DRAM is used in servens?

DRAM forms the Langer langer System RAM

5-RAM 15 D- RAML
mark-E
DRAM
a. DRAM uses Capacilons.
be seconds even when power implied
Continuosus netneshing to nelain data
d. Dala access is slower
e. Consume morre power
J. Mose moment 2
g. Cost Pero bit is low.
The same of the sa

& Define Memony Decoding Ans:

Ans:

It is the Process of generaling Chip select signals from the address bus for each device in the System.

He Why we need memory decoding.

Ano: All the memory Locations are mot implemented. All the address abe not used by the memory devices to Select Particular memory Locations. The unused lines are used to decode to generate thip select.

Memory Decoding 2 to HA RA, 1. Linear on Partial Decoding 2. Absolute on full Decoding

Burite the advantages of linears decoding

a. Simple b. Cheap c. Fast. The Write the disadvantages of Linears decoding

a. Unutilized space & fold back Bus Contention

c. Difficult future expansion.

4 Define Memory fold back Ans:

Each memory location has more than one address eathed memory foldback,

for each dense in the training

Memory Decoding

Draw the diagram of 8-bit microprocessor with 16 bit address bus and 8 bit data bus interfaced with 6KB RAM using linear decoding method. Each RAM chip has 10 bit address bus and 8 bit data bus. Also provide the corresponding address map (starting address and end address) for each RAM chip

(Memore) 64KB 6KB

Given

did of a sud sparish A Address Bus = lo bit and Data Bus = 8 bit


Memory size of a single RAM Chip= 210 x8 = 8192 bits 8192 bates 1024 bytes 1024 - KB 1024

Tanget = 6 kB

Which mean we will need 6 nam chips.

Memory Size 8/ Capacity of Processon = 216x8bit = 524288 bit - 524288 bytes = 68536 67/05 - 65536

1024 = 64 KB



				Ab	At	F	OII F	10 1	9 1	98	Pat	7	6	As	Pag	A ₃	A ₂	A	Ao	Pig Pip	Denice Selected
	0	1	1	0	0	1	-	1	0	0	О	1	0	0	0	0	0	0	0	154 Address	RAM
0	-	0	1	0	0	0	1	- 2	1	1	1		1	1	1	1	1	1	1	1023th Address	CH1bo
6	>	0	0	1	0	1	0	0		0	0	0			0	0	0	0	6	1 Addness	RAM
0		0			0	1	0	1			1	1		1	1	1	1	1	ı	1023th Address	CHIP 1
0	1	0	0		1	0	0	0	d		0	0		0	0	0	0	0	6	1 ^{SA} Address	RAN
)	0		0	1	1	0	0	1	7		1	1	7		1	1	1	1	2	loagh Address	CHIPS
	6		1	0		0	0	0	C		0	.0	0		0	0	0	0	6	121 Address	RAM
1	0	1	1	0	C	1	0	1	1	1		1	1	1		1	1	1	1	1023th Address	CHID 3
1	1	C	1	0	0	1	0	0	0	1)	0	6	0		0	0	0	0	18+ Address	RAM
1		0		0	0		0		1	1		1	1	1		1	1	1	1	loggth Address	CHIP 4
0	-	0	1		0		0	0	0		0		0	0	1	ь	0	6	0	137 Address	RAM CHIP 5
1	100	0	10		0	(1	1	1	1	()	1	(1	1	1	1	1	loasth Adelne	

- * Address bus Ga highen orders Pin cs ca saca Tha,
- * Address map continuous 72 7/1
- * Connection wait São São TEB Laster
- * Messa Page & Math Tix 69KB Processors
 6KB memory 740- address vogeoff,
- * 64 KB Processon 68 KB memory 600 address