* Jac - Inten Integnaled Cincuit

30 Write note on Intero Integrated Cincuit

Promounced eye two eye as see on It's an advanced form of USART. The transmission speeds can be as high as a whopping 400 kHz ' The IRE bus has two wines. One ton clock & the other is the data line.

SPI (Mosi) Common Pin


CIK J

SS > Unique Pin

Sel J > Common Pin

SDA J > Common Pin

21. Draw Ire Protocol Diagram.






Fig. Inc Photocol

SPI to Master (Master) rolar Masters 24 of 18 Slave select 194 2100, 1 Objets Maden no rolls alock signal (d) 10 - 11

33. Write the advantages of SPI

a. Flexibility:

The IRC Produced Supports


Morne multi - master, multi- stave Communication. Morse than one masters Te Controlling & Communicating with the slave Ies Can speed things up.


b. Addressing Features:

the IRe The Produced lies in its inherent ability to use this addressing. It means that it is Possible to add components to the bus without any Complexity.

C. Simplicity:

Tee Producol aborent Complicate the design. It nequines only two bi-directional signal lines to establish communication among multiple devices.





Simple. There are only two Pins; SDA & Sel.

We can intendace it easily.

38. Unite the advantages of multi-master

Still Can use the others.

* To e to look to slave device [with master]

Although the moster devices can not talk to each other over the bus & must take turns using the bus lines.

x 8086 Micro Processon - Ga- ADO- ADOS Pin SUAT Address was data 91612, -251(91 and Multiplexed.

* $A_{16} \rightarrow 5_3$ $A_{17} \rightarrow 5_4$ $A_{18} \rightarrow 5_5$ $A_{19} \rightarrow 5_6$

- न्यूलि इस पर अdus Pin.

* RD' -> Low while beading from memory or * WK -> Low while writing to memory or

* ALE > Address loth

* M/Io' -> High said Memory Operation

Low all Data operation operation. مادمامرد ال دموران

* Pin Description

. J) 3


Art 154	A16/5	grillian .	Funelion			
0	0	04-	- Frina	Segment	Across	
0	1			Segment		
1 10 1 2000 1	o ave	757 80	Code	Segment	Access	
1	1		1	Segment		

Although the moster elevices can not

asternithm to expelection of abild 86

कार्य दार्थ

tolk to searly of 39. Draw Multiplexen Diagram Ans:




Slide → 8086 timing diagram. 40. Uty we use timing diagram. Page->32 Ans: It neproesents the execution time taken by each instruction in a graphical format. The execution time is neprocessed in 9-states. 41. Deline instruction Gele The time nequired to execute an instruction. 42. Deline Machine Cycle The time nequined to access the memory on input loutput devices. 43. Mach Describe Machine Cycle States. Dns: 7, : Adress is output Ta: Bus Cycle type [Mam/Io, nead/wnite] B: Data is supplied / Data is beceived.

Tq: Data latched by CPU, Control Signals

bemoved.





Write Operation (as usus:

a. Send Address
b. Send data
C. Grive Command "Write"


=> 8086 - 124 Clock pale = 2 MHZ

-> Shuldown all high

=> Read and Low to by high put

=> DEN -> Buffers to Memory

Thising Edge
Falling Edge



single shaned bus

Fig. Von Neuman Anchilectane Block Diagnami

* Harryard Anchitecture - 27 Computer Anchitecture.

* Von Neuman ant Assembly Program -Ga-Example. Intel 8086, ×86

	Page-736
Von Neuman Anchiteelune	tween Hanund Anchilecture 15
Ant:	
Hanvand Anchitecture a. Sepanale buses sons instruction & data letch.	Non Von Neuman Anchilecture a. Single shared bus Jon instruction & data Jetching b. Low Personance Comprant
b. Easier to Pipeline, so high Persformance Can be achieved.	b. Low Personance Compused to Harryand Arochitecture
e. High cost	C. Cheapen
d. Data & Program memory are in different Locations. No Chance of Correction of Program memory.	and in the same thin
47 Write the differences	between RISC 18 CISE
DOGO	
incheased execution speed b A large numbers of roegisters are available	conservation pipelining seature b. Limited numbers of general Purpose negister
instruction length	instruction length
I. used with Harriand Anchitecture.	d. Used with Harryand & Von - neuman anochitecture

48. What is EEPROM

Electrically Enaseable Programmable Read Only Memory. It's a type of non volatile memory used in computer.

49. Unite the differences between EPROM VS EEPROM

EPROM		EEPRON					
а. b.	Jon 0	time enasing	nequired	a.	71		
J. 1	less	expen	Pensive	ь.	Mone	expensive	