

Bage > 88

Decoding

1830

bus & 8 bit microprocesson with 16 bit address memory space. but dala bus, we have 64KD of RAM

b. We can it interspace with 64B of RAM memony bys & B bit data bys.


C. The address map is not contiguous.


time then then a bus conflict occurs.

e. b Is all unused address lines are not utilized as thip select them total memory size is reduced. It is called memory foldback & it wastes memory stace.

Size GKB Taken THE don't came 24, GHACH Memoral Problem -25,

Draw the diagram of 8-bit microprocessor with 16 bit address bus interfaced with 9KB RAM using linear decoding method. Each RAM chip has 12 bit address bus and 8 bit data bus. Also provide the corresponding address map for each RAM chip.






* RAM RAM Chip Ga Address bus क्रम विर्ध्न (मेर्ज वस्त्रामी)

1-10-192

1-10-192

LINC

- 1	A15	A14	AIS	Ala	An	Ato	49	18	Az	146	1As	Aq	A ₂	Aa	n,	Ao	7	Pam chi
0		0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	224	
0	1	0	0	1	1	1	1	1	1	1	1	1	1	2	2	1	Last	CHIPO
٥	0		1	0	0	0	0	0	0	0	0	0	0	0	0	0	724	RAM
0	10	1	L .	7	1	1	3	2	1	1	1	1	1	د	٥	1	last	CHIP
0	1	0	0	0	0	0	0	0		0	0	0	0	0	0	0	151	RAM
0	1	1	1	1	1	1	1	1		1	1	1	1	2	3	1	Last	CHI



111	11					
inner	Table	For	9	input	AND	Grate


A	1 3 1	C 1		
0	0	0	5 7	ABED
0	0	6	0	Sid of
0		The Paris	0	913 0
-	0	. 1	0	D D
0	0		1	0
0	1	0	0	D
. 0	2004	0	1	O
0	1901 1	1	6	0
0	- Letter -	1	1	0
10	0	0	0	D
(0	0	1	0
1	0	1	0	0
B. T.	0	100	of M	9.0
1	1	0	0	0
1	1	0	1	0
1 4 1	- 00-1270	1	0	0
1		1		1

000000000000000

→ AND Giale use togget, AND gate statego tages

* 2 to 4 decoders the toping. Alo Gae All ant Chip Select.

* A15 - A12 => Unused wagner - FAR - PER 0.



Memory Decoding

Full Decoding

Draw the diagram of an 8-bit microprocessor with 16 bit address bus and 8 bit data bus interfaced to 4KB RAM system using the full decoding method. Each RAM chip has 10 bit address bus and 8 bit data bus. Provide the corresponding address map (starting address and end address) for each RAM chip.

Ans: Page 197 RAM CHIP Address Bus - 10 bit Data Bus = 8 bit Memory size of a single RAM chip = = 1024 x 8 bits. 8192 bits 8108 pates 1024 व्यास्ट 1024 KB 1 KB. langet = 4 KB. Which mean we will need 4 man ehips. Memory Size/ Capacity of the Processon 52 4288 bytes bils 524288 OHA CHAND DED 200 M 18/00 = 65536 bitles = 65536 = 69 KB ALT THERE GOODS TO AND NP Memory 64 KB 4/43

