
GEBZE TECHNICAL UNIVERSITY COMPUTER ENGINEERING CSE 331 – 2020 FALL

ASSSIGNMENT 4 REPORT

Türker Tercan 171044032

My Single Cycle MIPS like processor:



- I implemented my register to store two elements in one cycle
- N instr module takes ALU result and outputs the result what you wanted to
- All needed instructions is implemented.

Instructions:

```
R Type
 add trs <= $rs + $rt Subn trs <= $rs - trt
                                  # ($15 - $1t ==0)
       4 ($rs+$rt=0)
                                  $rd <= 1
       $rd <= 1
                                  if ($15-$14×0)
       4 drs+$rt <0)
                                   $rd <= 2
       $rd <= 2
        else
                                   else
                                  $rd <= 3
        $rd <=3
                                and frs = $15 and $16
xorn $15 € $15 xor $1+
                                    if 1 sts and strt == 0)
     # ($15 XOT $16 == 0)
                                      $10<=1
     1=> b12
     eise # ($15 xor $1+ xo)
                                      else if (Irs and $1 <0)
     3rd == 2
                                      5rd <=2
     eise
                                      else
     $rd <= 3
                                      $rd =3
orn the == the or the
     # ( $15 or $1 == 0)
     $rd <= 1
     else if ($TS or $TE <0
    Ard <= 2
Type
                                  beg (if firs == fire)PC=PC+(1+ Branch Addr
     $rt <= MEM[$rs + sign ex+ Imm]
                                   bre (if $15!=$1+) PC=PC+4+Branch Addr
SW MEM [$rs + signext Imm] <= $rt
ori fit <= $15 OR Zero Extlmm
lu1 frt <= imm16'60
of Type
    PC = Jump Address
Jal RESIZ=PC+4; PC = JumpAddress
AL BC = TLZ
```

Truth Table for Main Control:

MAIN	CONTR	OL								
	R-Type 000000	100011	SW	000100	100101	001101	001111	200010		000001
RegDSE ALUSTC MemtoReg RegWrite RegWrite2 MemRead Mem Write Branch	0 0 1 0 0	01110100	× - × 000 - 0	× 0 × 0 0 0 1	x 0 x 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0-0-0000	×××000000	xx x -00 00	× × × 0 0 0 0
Branch-not	0	0	0	0	1	0	0	0	0	0
ALUOP 2 ALUOP 1 ALUOP 0	R-Type	Add O O	664 0 0	Sulos O O	Sulps 0 0	0-	0	XXX	XXX	×
J_signal Jal_signal Jr_signal Extend-type	000	0000	0 0 0	0 0 0	0000	0001	0000	0000	000	000

ALU Control Signals:

nstruction	Type	ALUGE	Fundlon Platd	Desired Pelion	ALLICOPHIO
oddn 10	R	010	100000	Add	010
Subn 10	R	010	100010	Sub	110
XOFO 10	R	010	100110	xor	011
01900	R	010	100100	and	000
000/0	R	010	100101	or	001
	I	000	*	odd	010
lw 123	I	000	*	099	010
sw/26	ユエ	100	×	or	001
ui/f	I	101	×	assign [32:16]	100
	7	100	×	substract	110
beq/4		100	×	substract	110
bne/5	I		×	PC = Jump Adra	×
1/2	J	011	× 4	31=PC+4 PC=Jum	Adrs X
Ja1/3	7	011	2 -73 4	PC = \$rs	
Jr	R				
			Operat	lon'	
ALUOP		Function	010	200 A.A	
000		×	070	and the	
001		×	010		
010		100000	TIO		
010		100010	-		
010		100101			
		100110		Xor	
010		×	odi	or	
100			(100	,	
101		×	100		func < 17 & AWOP < 17

Testbenches:

1. Data Memory Testbench:

2. Instruction Memory Testbench:

Main Control TestBench:

# time= 0, # opcode= 000000, # RegDst= 1, # ALUsrc= 0, # MemtoReg= 0, # RegWrite1= 1, # RegWrite2= 1, # MemRead= 0, # MemWrite= 0, # Branch= 0, # Branch= 0, # J_signal= 0, # jal_signal= 0, # jr_signal= 0, # jr_signal= 0, # extend_type= 0	time= 20, opcode= 100011, RegDst= 0, ALUsrc= 1, MemtoReg= 1, RegWrite1= 1, RegWrite2= 0, MemRead= 1, MemWrite= 0, Branch= 0, Branch_not= 0, ALUop= 000, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 40, opcode= 101011, RegDst= 0, ALUsrc= 1, MemtoReg= 0, RegWrite1= 0, MemRead= 0, MemWrite= 1, Branch= 0, Branch_not= 0, ALUop= 000, j_signal= 0, jal_signal= 0, extend_type= 0	time= 60, opcode= 000100, RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 1, Branch_not= 0, ALUop= 001, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 80, opcode= 000101, RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 1, ALUop= 001, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0
time= 100, opcode= 001101, RegDst= 0, ALUsrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch= 0, Jsignal= 0, jal_signal= 0, jr_signal= 0, extend_type= 1	time= 120, opcode= 001111, RegDst= 0, ALUsrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch= 0, ALUop= 101, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 140, opcode= 000010, RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUop= 000, j_signal= 1, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 160, opcode= 000011, RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch= 0, ALUop= 000, j_signal= 1, jal_signal= 1, jr_signal= 0, extend_type= 0	time= 180, opcode= 000001, RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUop= 000, j_signal= 1, jal_signal= 0, jr_signal= 1, extend_type= 0

4. Mux 4to1 1bit Testbench:

```
time= 0, a= 1, b= 0, c= 1, d= 0, ALUop_1= 0, ALUop_0= 0, result= 1 time= 20, a= 1, b= 0, c= 1, d= 0, ALUop_1= 0, ALUop_0= 1, result= 0 time= 40, a= 1, b= 0, c= 1, d= 0, ALUop_1= 1, ALUop_0= 0, result= 1 time= 60, a= 1, b= 0, c= 1, d= 0, ALUop_1= 1, ALUop_0= 1, result= 0
```

5. Mux 2to1 5bit Testbench:

```
# time = 0, input0 = 00100, input1 = 10101, selectionBit = 0, result = 00100
# time = 20, input0 = 00100, input1 = 10101, selectionBit = 1, result = 10101
```

6. Mux 2to1 32bit Testbench:

7. Register Testbench:

8. Shift Left by 2 32bit Testbench:

9. Sign Extend 32bit Testbench:

```
time= 0, imml6= 0000101000000101, result= 0000000000000000000101000000101
time= 20, imml6= 1000101000000101, result= 11111111111111111111000101000000101
time= 40, imml6= 11000000000000000, result= 111111111111111111111000000000000000
```

10. Zero Extend 32bit Testbench:

```
time= 0, imm16= 0000101000000101, result= 0000000000000000000101000000101
time= 20, imm16= 1000101000000101, result= 0000000000000001010000000101
time= 40, imm16= 1100000000000000, result= 000000000000000011000000000000
```

11. Adder 32bit Testbench:

12. ALU 32bit Tesbench:

```
# time= 0, ALUop= 000, A= 1111111111111111111111111111111, B= 000000000000000000000000, Result= 000000000000000000000000000, Zero= zerol
# time= 80, ALUop= 001, A= 11111111111111111111111111111, B= 000000000000000000000000, Result= 1111111111111111111111111111, Zero= zero0
# time= 120, ALUop= 001, A= 00001111000011110000111100001111, B= 00010000001000000100000010000, Result= 00011111000111110001111100011111, Zero= zero0
# time= 140, ALUop= 001, A= 00110011001100110011001100110011, B= 0001000100010001000100010001, Result= 00110011001100110011001100110011, Zero= zero0
# time= 160, ALUop= 010, A= 111111111111111111111111111111, B= 00000000000000000000000000, Result= 11111111111111111111111111111, Zero= zero0
# time= 200, ALUop= 010, A= 00001111000011110000111100001111, B= 00010000001000000100000010000, Result= 00011111000111110001111100011111, Zero= zero0
# time= 220, ALUop= 010, A= 00110011001100110011001100110011, B= 00010001000100010001000100010 , Result= 0100010001000100010001000100010001000. Zero= zero0
# time= 240, ALUop= 110, A= 1111111111111111111111111111111, B= 000000000000000000000000000, Result= 111111111111111111111111111111, Zero= zero0
# time= 300, ALUop= 110, A= 00110011001100110011001100110011, B= 00010001000100010001000100010 , Result= 00100010001000100010001000100010 , Zero= zero0
time= 360, ALUop= 011, A= 00001111000011110000111100001111, B= 0001000000010000000100000, Result= 000111110001111100011111, Zero= zero0
# time= 400, ALUop= 101, A= 11111111111111111111111111111111, B= 00000000000000000000000000, Result= 0000000000000000000000000000, Zero= zero1
time= 440, ALUop= 101, A= 00001111000011110000111100001111, B= 0001000000010000000100000, Result= 000100000001000000000000000000, Zero= zero0
time= 460, ALUop= 101, A= 001100110011001100110011001100110011, B= 0001000100010001000100010001, Result= 00010001000100010001000000000000000, Zero= zero0
# time= 480, ALUop= 101, A= 1111111111111111111111111111111, B= 000000100000010000000100, Result= 00000100000010000000000000000, Zero= zero0
# time= 500, ALUop= 101, A= 0000000000000000000000000000011, B= 000000000000000000000011111111, Result= 0000000111111111000000000000000, Zero= zero0
# time= 520, ALUop= 110, A= 0000000000000000000000000000011111100, B= 0000000000000000000001111111, Result= 0000000000000000000000000001101, Zero= zero0
# time= 540, ALUop= 010, A= 000000000000000000000000000011111100, B= 000000000000000000000011101111, Result= 00000000000000000000001111101011, Zero= zero0
```

13. ALU Control

```
time= 0, ALUop= 000, funct= 000000, ALUControl= 010
time= 20, ALUop= 001, funct= 000000, ALUControl= 110
time= 40, ALUop= 010, funct= 100000, ALUControl= 010
time= 60, ALUop= 010, funct= 100010, ALUControl= 110
time= 80, ALUop= 010, funct= 100100, ALUControl= 000
time= 100, ALUop= 010, funct= 100101, ALUControl= 001
time= 120, ALUop= 010, funct= 100110, ALUControl= 011
time= 140, ALUop= 100, funct= 000000, ALUControl= 001
time= 160, ALUop= 101, funct= 000000, ALUControl= 101
```

ModelSim Simulation:

Register Input

Data Memory

Instructions:

เมอแนบแบบร.		
0000000001000100010100000100000	//000000	addn
0000000011001000011000000100000	//000001	addn
0000000001000100011100000100010	//000010	subn
0000000011001000100000000100010	//000011	subn
0000000001000100100100000100100	//000100	andn
0000000011001000101000000100100	//000101	andn
0000000001000100101100000100101	//000110	orn
0000000011001000110000000100101	//000111	orn
0000000001000100110100000100110	//001000	xor
00000000101001000111000000100110	//001001	xor
100011000000111100000000000000100	//001010	lw
100011000001000000000000000000000	//001011	lw
101011000000111100000000000000101	//001100	SW
101011000001000000000000000000010	//001101	SW
00110100000100010000111100001111	//001110	ori
001101000001001000001111111110000	//001111	ori
0011111001010011111110000111110000	//010000	lui
00111110011101000000000011111111	//010001	lui
0001001010110100000000000000000000	//010010	beq
0001000000000001000000000000000001	//010011	beq
00110100000100000000111100001111	//010100	
001101000001000100001111111110000	//010101	
00111100000100101111000011110000	//010110	
00111100000100110000000011111111	//010111	
0001010000000001000000000000000001	//011000	bne
0001011010110011000000000000000001	//011001	bne
00110100000100000000111100001111	//011010	
001101000001000100001111111110000	//011011	
00111100000100101111000011110000	//011100	
001111000001001100010000000000001	//011101	
000010000000000000000000000000000000000	//011110	j
00000000101001000111000000100110	//011111	
000010000000000000000000000000000000000	//100000	j
00000000101001000111000000100110	//100001	
00000000101001000111000000100110	//100010	
0000000001000100111000000100110	//100011	
000011000000000000000000000001010	//100100	jal
0000110000000000000000000000001011	//100101	jal
000010000000000000000000000001100	//100110	j and program ends
xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	//100111	
000001111110000000000000000000000000000	//101000	jr
xxxxxxxxxxxxxxxxxxxxxxxx	//101001	
xxxxxxxxxxxxxxxxxxxxxxxxxxx	//101010	
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	//101011	
00000111111000000000000000000000000	//101100	jr
xxxxxxxxxxxxxxxxxxxxxxxxxxxxx		

addn Test 1: Passed

addn Test 2: Passed

subn Test 1: Passed

subn Test 2: Passed

andn Test 1: Passed

andn Test 2: Passed

orn Test 1: Passed

orn Test 2: Passed

xorn Test 1: Passed

xorn Test 2: Passed

Iw Test 1: Passed

lw Test 2: Passed

sw Test 1: Passed

sw Test 2: Passed

Data Memory After Iw and sw test:

ori Test 1: Passed

ori Test 2: Passed

lui Test 1: Passed

lui Test 2: Passed

beq Test 1: Passed

beq Test 2: Passed

bne Test 2: Passed - PC <= PC + 4 + imm16

j Test 1: Passed – you can see the PC changes

j Test 2: Passed

jal Test 1: Passed

jr Test 1: Passed

RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 1, jal= 0, jr= 1, extend_type= 0

jal Test 2: Passed

Assignment 4

Türker Tercan ir Test 2: Passed

time= 1000, clock= 1, PC= 000000000000000000000000000000000, instruction= 0000011111100000000000000000000,

```
opcode= 000001, rs= 11111, rt= 00000, rd= 00000, funct= 000000, imm16= 000000000000000
RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWritel= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 1, jal= 0, jr= 1, extend_type= 0
time= 1020, clock= 0, PC= 00000000000000000000000010101, instruction= 0000011111100000000000000000000,
opcode= 000001, rs= 11111, rt= 00000, rd= 00000, funct= 000000, imm16= 0000000000000000
RegDst= 0, ALUsrc= 0, MemtoReg= 0, RegWritel= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch= 0, Jump= 1, jal= 0, jr= 1, extend_type= 0
```