


GEBZE TECHNICAL UNIVERSITY
COMPUTER ENGINEERING
CSE 331 – 2020 FALL

ASSIGNMENT 4 REPORT

Türker Tercan
171044032

My Single Cycle MIPS like processor:



- I implemented my register to store two elements in one cycle
- N instr module takes ALU result and outputs the result what you wanted to
- All needed instructions is implemented.

Instructions:

R Type

addn $\$rs \leftarrow \$rs + \$rt$
if ($\$rs + \$rt == 0$)
 $\$rd \leftarrow 1$
if ($\$rs + \$rt < 0$)
 $\$rd \leftarrow 2$
else
 $\$rd \leftarrow 3$

subn $\$rs \leftarrow \$rs - \$rt$
if ($\$rs - \$rt == 0$)
 $\$rd \leftarrow 1$
if ($\$rs - \$rt < 0$)
 $\$rd \leftarrow 2$
else
 $\$rd \leftarrow 3$

xorn $\$rs \leftarrow \$rs \text{ xor } \$rt$
if ($\$rs \text{ xor } \$rt == 0$)
 $\$rd \leftarrow 1$
else if ($\$rs \text{ xor } \$rt < 0$)
 $\$rd \leftarrow 2$
else
 $\$rd \leftarrow 3$

andn $\$rs \leftarrow \$rs \text{ and } \$rt$
if ($\$rs \text{ and } \$rt == 0$)
 $\$rd \leftarrow 1$
else if ($\$rs \text{ and } \$rt < 0$)
 $\$rd \leftarrow 2$
else
 $\$rd \leftarrow 3$

orn $\$rs \leftarrow \$rs \text{ or } \$rt$
if ($\$rs \text{ or } \$rt == 0$)
 $\$rd \leftarrow 1$
else if ($\$rs \text{ or } \$rt < 0$)
 $\$rd \leftarrow 2$

I Type

lw $\$rt \leftarrow \text{MEM}[\$rs + \text{signextImm}]$
sw $\text{MEM}[\$rs + \text{signextImm}] \leftarrow \rt
ori $\$rt \leftarrow \$rs \text{ OR ZeroExtImm}$
lui $\$rt \leftarrow \text{imm16} \text{ 'b0}$

beq (if $\$rs == \rt) $PC = PC + 4 + \text{Branch Addr}$
bne (if $\$rs != \rt) $PC = PC + 4 + \text{Branch Addr}$

J Type

j $PC = \text{Jump Address}$
jal $RS1 \leftarrow PC + 4; PC = \text{Jump Address}$
jr $PC = \$rs$

Truth Table for Main Control:

MAIN CONTROL

	R-Type 000000	lw 100011	sw 101011	beq 000100	bne 000101	ori 001101	lui 001111	j 000010	jal 000011	jr 000001
RegDst	1	0	x	x	x	0	0	x	x	x
ALUSrc	0	1	1	0	0	1	1	x	x	x
MemtoReg	0	1	x	x	x	0	0	x	x	0
RegWrite	1	1	0	0	0	1	1	0	0	0
RegWrite2	1	0	0	0	0	0	0	0	0	0
MemRead	0	1	0	0	0	0	0	0	0	0
MemWrite	0	0	1	0	0	0	0	0	0	0
Branch	0	0	0	1	0	0	0	0	0	0
Branch-not	0	0	0	0	1	0	0	0	0	0
ALUop	R-Type	Add	Add	Subs	Subs	Or	load	J	Jal	J
ALUop2	0	0	0	0	0	1	1	x	x	x
ALUop1	1	0	0	0	0	0	0	x	x	x
ALUop0	0	0	0	1	1	0	1	x	x	x
J-signal	0	0	0	0	0	0	0	1	1	1
Jal-signal	0	0	0	0	0	0	0	0	1	0
Jr-signal	0	0	0	0	0	0	0	0	0	1
Extend-type	0	0	0	0	0	1	0	0	0	0

ALU Control Signals:

ALU Control					
Instruction	Type	ALWop	Function Field	Desired Action	ALUControl
addn / 0	R	010	100000	Add	010
subn / 0	R	010	100010	Sub	110
xorn / 0	R	010	100110	xor	011
andn / 0	R	010	100100	and	000
orn / 0	R	010	100101	or	001
lw / 23	I	000	x	add	010
sw / 26	I	000	x	add	010
ori / d	I	100	x	or	001
lui / f	I	101	x	assign [32:16]	100
beq / 4	I	001	x	subtract	110
bne / 5	I	001	x	subtract	110
j / 2	J	011	x	PC = Jump Adrs	x
jal / 3	J	011	x	\$31 = PC + 4 PC = Jump Adrs	x
jr	R			PC = \$rs	

ALWop	Function	Operation
000	x	010 add
001	x	110 sub
010	100000	010 add
010	100010	110 sub
010	100100	000 and
010	100101	001 or
010	100110	011 xor
100	x	001 or
101	x	100 upper load

(func < 17 & ALWop < 17)

Testbenches:

1. Data Memory Testbench:

```
# time = 0, address = 00000000000000000000000000000001, read_data = 11110111101111110111110111, write_data = 000000000000000000000000000011, read_signal = 1, write_signal = 0, clock = 1
# time = 20, address = 00000000000000000000000000000001, read_data = 11110111101111110111110111, write_data = 000000000000000000000000000011, read_signal = 1, write_signal = 0, clock = 0
# time = 40, address = 00000000000000000000000000000001, read_data = 11110000111100001111000011110000, write_data = 11110000111100001111000011110000, read_signal = 0, write_signal = 1, clock = 1
# time = 60, address = 00000000000000000000000000000001, read_data = 11110000111100001111000011110000, write_data = 11110000111100001111000011110000, read_signal = 0, write_signal = 1, clock = 0
# time = 80, address = 00000000000000000000000000000001, read_data = 11110000111100001111000011110000, write_data = 000000000000000000000000000011, read_signal = 1, write_signal = 0, clock = 1
# time = 100, address = 00000000000000000000000000000001, read_data = 11110000111100001111000011110000, write_data = 000000000000000000000000000011, read_signal = 1, write_signal = 0, clock = 0
```

2. Instruction Memory Testbench:

```
time= 0, read_address= 00000000000000000000000000000000, instruction= 00000000001000100010100000100000, clock= 1
time= 20, read_address= 00000000000000000000000000000000, instruction= 00000000001000100010100000100000, clock= 0
time= 40, read_address= 00000000000000000000000000000001, instruction= 0000000000110010000111000000100000, clock= 1
time= 60, read_address= 00000000000000000000000000000001, instruction= 0000000000110010000111000000100000, clock= 0
time= 80, read_address= 00000000000000000000000000000010, instruction= 000000000010001000111100000100010, clock= 1
```

3. Main Control TestBench:

# time= 0, # opcode= 000000, # RegDst= 1, # ALUSrc= 0, # MemtoReg= 0, # RegWrite1= 1, # RegWrite2= 1, # MemRead= 0, # MemWrite= 0, # Branch= 0, # Branch_not= 0, # ALUOp= 010, # j_signal= 0, # jal_signal= 0, # jr_signal= 0, # extend_type= 0 ..	time= 20, opcode= 100011, RegDst= 0, ALUSrc= 1, MemtoReg= 1, RegWrite1= 1, RegWrite2= 0, MemRead= 1, MemWrite= 0, Branch= 0, Branch_not= 0, ALUOp= 000, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 40, opcode= 101011, RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 1, Branch= 0, Branch_not= 0, ALUOp= 000, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 60, opcode= 000100, RegDst= 0, ALUSrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 1, Branch_not= 0, ALUOp= 001, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 80, opcode= 000101, RegDst= 0, ALUSrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 1, ALUOp= 001, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0
time= 100, opcode= 001101, RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUOp= 100, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 1	time= 120, opcode= 001111, RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUOp= 101, j_signal= 0, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 140, opcode= 000010, RegDst= 0, ALUSrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUOp= 000, j_signal= 1, jal_signal= 0, jr_signal= 0, extend_type= 0	time= 160, opcode= 000011, RegDst= 0, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUOp= 000, j_signal= 1, jal_signal= 1, jr_signal= 0, extend_type= 0	time= 180, opcode= 000001, RegDst= 0, ALUSrc= 0, MemtoReg= 0, RegWrite1= 0, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, ALUOp= 000, j_signal= 1, jal_signal= 0, jr_signal= 1, extend_type= 0

4. Mux 4to1 1bit Testbench:

```
time= 0, a= 1, b= 0, c= 1, d= 0, ALUop_1= 0, ALUop_0= 0, result= 1
time= 20, a= 1, b= 0, c= 1, d= 0, ALUop_1= 0, ALUop_0= 1, result= 0
time= 40, a= 1, b= 0, c= 1, d= 0, ALUop_1= 1, ALUop_0= 0, result= 1
time= 60, a= 1, b= 0, c= 1, d= 0, ALUop_1= 1, ALUop_0= 1, result= 0
```

5. Mux 2to1 5bit Testbench:

```
vsim 50% step -current
# time = 0, input0 = 00100, input1 = 10101, selectionBit = 0, result = 00100
# time = 20, input0 = 00100, input1 = 10101, selectionBit = 1, result = 10101
```

6. Mux 2to1 32bit Testbench:

```
# time = 0, input0 = 11111111111100001111111111, input1 = 0000000000000000000000001100000011, selectionBit = 0, result = 1111111111111100001111111111
# time = 20, input0 = 11111111111100001111111111, input1 = 0000000000000000000000001100000011, selectionBit = 1, result = 0000000000000000000000001100000011
```

7. Register Testbench:

```
time = 0, clock = 1 read_register_1 = 00001, read_register_2 = 00010, read_data_1 = 0000000001111000000000000000001101, read_data_2 = 00000000000000000000000000011101111
time = 20, clock = 0 read_register_1 = 00001, read_register_2 = 00010, read_data_1 = 0000000001111000000000000000001101, read_data_2 = 00000000000000000000000000011101111
time = 40, clock = 1 read_register_1 = 00011, read_register_2 = 00100, read_data_1 = 01010101010101010101010101010101, read_data_2 = 10101010101010101010101010101010
time = 60, clock = 0 read_register_1 = 00011, read_register_2 = 00100, read_data_1 = 01010101010101010101010101010101, read_data_2 = 10101010101010101010101010101010
time = 80, clock = 1 read_register_1 = 00001, read_register_2 = 00010, read_data_1 = 0000000001111000000000000000001101, read_data_2 = 00000000000000000000000000011101111
```

8. Shift Left by 2 32bit Testbench:

```
time= 0, input= 11111111111111111111111111111111, output= 11111111111111111111111111111100
time= 20, input= 111100001111111111111111100000001, output= 110000111111111111111110000000100
time= 40, input= 00000000000000000000000000000001111, output= 00000000000000000000000000000111100
time= 60, input= 000000000000000000000000000000000, output= 000000000000000000000000000000000
```

9. Sign Extend 32bit Testbench:

```
time= 0, imm16= 0000101000000101, result= 000000000000000000000101000000101
time= 20, imm16= 1000101000000101, result= 11111111111111111000101000000101
time= 40, imm16= 1100000000000000, result= 11111111111111111000000000000000
```

10. Zero Extend 32bit Testbench:

```
time= 0, imm16= 0000101000000101, result= 000000000000000000000101000000101
time= 20, imm16= 1000101000000101, result= 000000000000000001000101000000101
time= 40, imm16= 1100000000000000, result= 000000000000000001100000000000000
```


ModelSim Simulation:

Register Input

```
00000000000000000000000000000000|
000000000111100000000000000001101
000000000000000000000000000011101111
110000000001111000000000000000011
0000000000000000000000000101000100
000000000000000000000000000000101
000000000000000000000000000000110
000000000000000000000000000000111
0000000000000000000000000000001111
0000000000000000000000000000001111
000000000000000000000000011110000
00000000000000000000000001110000000
00000000000000000000000001000000000
0000000000000000000000000100000
00000000000000000000000001001
00000000000000000000000001100
00000000000000000000000001100000
000000000000000000000000010000
000000000000000000000000010001
000000000000000000000000010010
000000000000000000000000010011
000000000000000000000000010100
000000000000000000000000010101
000000000000000000000000010110
000000000000000000000000010111
000000000000000000000000011000
000000000000000000000000011001
000000000000000000000000011010
000000000000000000000000011011
000000000000000000000000011100
000000000000000000000000011101
000000000000000000000000011110
000000000000000000000000011111
```

Data Memory

```
00000000000000000000000000000000
11110000111100001111000011110000
00000000000000000000000000000000
00000000000000000000000000000000
01010101010101010101010101010101
00000000000000000000000000000000
00000000000000000000000000000110
00000000000000000000000000000111
000000000000000000000000000001000
000000000000000000000000000001001|
000000000000000000000000000001010
000000000000000000000000000001011
000000000000000000000000000001100
000000000000000000000000000001101
000000000000000000000000000001110
000000000000000000000000000001111
0000000000000000000000000000010000
0000000000000000000000000000010001
0000000000000000000000000000010010
0000000000000000000000000000010011
0000000000000000000000000000010100
0000000000000000000000000000010101
0000000000000000000000000000010110
0000000000000000000000000000010111
```

Türker Tercan

Instructions:

00000000001000100010100000100000	//000000	addn
000000000011001000011000000100000	//000001	addn
00000000001000100011100000100010	//000010	subn
000000000011001000100000000100010	//000011	subn
00000000001000100100100000100100	//000100	andn
000000000011001000101000000100100	//000101	andn
00000000001000100101100000100101	//000110	orn
000000000011001000110000000100101	//000111	orn
00000000001000100110100000100110	//001000	xor
000000000101001000111000000100110	//001001	xor
10001100000011110000000000000100	//001010	lw
10001100000100000000000000000001	//001011	lw
10101100000011110000000000000101	//001100	sw
10101100000100000000000000000010	//001101	sw
00110100000100010000111100001111	//001110	ori
00110100000100100000111111110000	//001111	ori
00111110010100111111000011110000	//010000	lui
00111110011101000000000011111111	//010001	lui
00010010101101000000000000000001	//010010	beq
00010000000000010000000000000001	//010011	beq
00110100000100000000111100001111	//010100	
00110100000100010000111111110000	//010101	
00111100000100101111000011110000	//010110	
00111100000100110000000011111111	//010111	
00010100000000010000000000000001	//011000	bne
00010110101100110000000000000001	//011001	bne
00110100000100000000111100001111	//011010	
00110100000100010000111111110000	//011011	
00111100000100101111000011110000	//011100	
00111100000100110001000000000001	//011101	
00001000000000000000000000000100	//011110	j
00000000101001000111000000100110	//011111	
000010000000000000000000000001001	//100000	j
00000000101001000111000000100110	//100001	
00000000101001000111000000100110	//100010	
0000000001000100111000000100110	//100011	
0000110000000000000000000001010	//100100	jal
0000110000000000000000000001011	//100101	jal
0000100000000000000000000001100	//100110	j and program ends
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	//100111	
00000111111000000000000000000000	//101000	jr
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	//101001	
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	//101010	
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	//101011	
00000111111000000000000000000000	//101100	jr
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx		

addn Test 1: Passed

```
time= 0, clock= 1, PC= 00000000000000000000000000000000, instruction= 0000000001000100010100000100000,
opcode= 000000, rs= 00001, rt= 00010, rd= 00101, funct= 100000, imm16= 0010100000100000
read_data_1= 000000000111100000000000000001101, read_data_2= 00000000000000000000000001101111,
write_data_1= 000000000111100000000000011111100, write_data_2= 00000000000000000000000000000011,
ALUop= 010, ALUcontrol= 010, ALUresult= 000000000111100000000000011111100, ALUzero= 0, extended= 0000000000000000010100000100000, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

addn Test 2: Passed

```
time= 40, clock= 1, PC= 00000000000000000000000000000001, instruction= 00000000011001000011000000100000,
opcode= 000000, rs= 00011, rt= 00100, rd= 00110, funct= 100000, imm16= 0011000000100000
read_data_1= 110000000001111000000000000000011, read_data_2= 0000000000000000000000000101000100,
write_data_1= 1100000000011110000000000101000111, write_data_2= 000000000000000000000000000000010,
ALUop= 010, ALUcontrol= 010, ALUresult= 1100000000011110000000000101000111, ALUzero= 0, extended= 0000000000000000011000000100000, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

subn Test 1: Passed

```
time= 80, clock= 1, PC= 00000000000000000000000000000010, instruction= 0000000001000100011100000100010,
opcode= 000000, rs= 00001, rt= 00010, rd= 00111, funct= 100010, imm16= 0011100000100010
read_data_1= 000000000111100000000000000001111100, read_data_2= 0000000000000000000000000001101111,
write_data_1= 000000000111100000000000000001101, write_data_2= 000000000000000000000000000000011,
ALUop= 010, ALUcontrol= 110, ALUresult= 000000000111100000000000000001101, ALUzero= 0, extended= 0000000000000000011100000100010, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

subn Test 2: Passed

```
time= 120, clock= 1, PC= 00000000000000000000000000000011, instruction= 00000000011001000100000000100010,
opcode= 000000, rs= 00011, rt= 00100, rd= 01000, funct= 100010, imm16= 0100000000100010
read_data_1= 11000000000111100000000101000111, read_data_2= 0000000000000000000000000101000100,
write_data_1= 110000000001111000000000000000011, write_data_2= 000000000000000000000000000000010,
ALUop= 010, ALUcontrol= 110, ALUresult= 110000000001111000000000000000011, ALUzero= 0, extended= 0000000000000000010000000100010, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

andn Test 1: Passed

```
time= 160, clock= 1, PC= 00000000000000000000000000000100, instruction= 0000000001000100100100100000100100,
opcode= 000000, rs= 00001, rt= 00010, rd= 01001, funct= 100100, imm16= 0100100000100100
read_data_1= 000000000111100000000000000001101, read_data_2= 00000000000000000000000001101111,
write_data_1= 000000000000000000000000000001101, write_data_2= 000000000000000000000000000000011,
ALUop= 010, ALUcontrol= 000, ALUresult= 000000000000000000000000000001101, ALUzero= 0, extended= 00000000000000000100100000100100, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

andn Test 2: Passed

```
time= 200, clock= 1, PC= 00000000000000000000000000000101, instruction= 00000000011001000101000000100100,
opcode= 000000, rs= 00011, rt= 00100, rd= 01010, funct= 100100, imm16= 0101000000100100
read_data_1= 110000000001111000000000000000011, read_data_2= 0000000000000000000000000101000100,
write_data_1= 000000000000000000000000000000000, write_data_2= 000000000000000000000000000000001,
ALUop= 010, ALUcontrol= 000, ALUresult= 000000000000000000000000000000000, ALUzero= 1, extended= 00000000000000000101000000100100, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

orn Test 1: Passed

```
time= 240, clock= 1, PC= 00000000000000000000000000000110, instruction= 0000000001000100101100000100101,
opcode= 000000, rs= 00001, rt= 00010, rd= 01011, funct= 100101, imm16= 0101100000100101
read_data_1= 000000000000000000000000000001101, read_data_2= 00000000000000000000000001101111,
write_data_1= 000000000000000000000000000001101111, write_data_2= 000000000000000000000000000000011,
ALUop= 010, ALUcontrol= 001, ALUresult= 000000000000000000000000000001101111, ALUzero= 0, extended= 00000000000000000101100000100101, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```


orn Test 2: Passed

```
time= 240, clock= 1, PC= 0000000000000000000000000000110, instruction= 0000000001000100101100000100101,
opcode= 000000, rs= 00001, rt= 00010, rd= 01011, funct= 100101, imm16= 0101100000100101
read_data_1= 000000000000000000000000000001101, read_data_2= 00000000000000000000000001101111,
write_data_1= 000000000000000000000000011101111, write_data_2= 000000000000000000000000000000011,
ALUOp= 010, ALUControl= 001, ALUresult= 00000000000000000000000001101111, ALUzero= 0, extended= 0000000000000000101100000100101, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

xorn Test 1: Passed

```
time= 320, clock= 1, PC= 00000000000000000000000000001000, instruction= 0000000001000100110100000100110,
opcode= 000000, rs= 00001, rt= 00010, rd= 01101, funct= 100110, imm16= 0110100000100110
read_data_1= 000000000000000000000000011101111, read_data_2= 000000000000000000000000011101111,
write_data_1= 000000000000000000000000000000000, write_data_2= 000000000000000000000000000000001,
ALUOp= 010, ALUControl= 011, ALUresult= 00000000000000000000000000000000, ALUzero= 1, extended= 0000000000000000010100000100110, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

xorn Test 2: Passed

```
time= 320, clock= 1, PC= 00000000000000000000000000001000, instruction= 0000000001000100110100000100110,
opcode= 000000, rs= 00001, rt= 00010, rd= 01101, funct= 100110, imm16= 0110100000100110
read_data_1= 000000000000000000000000011101111, read_data_2= 000000000000000000000000011101111,
write_data_1= 000000000000000000000000000000000, write_data_2= 000000000000000000000000000000001,
ALUOp= 010, ALUControl= 011, ALUresult= 00000000000000000000000000000000, ALUzero= 1, extended= 0000000000000000010100000100110, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

lw Test 1: Passed

```
time= 320, clock= 1, PC= 00000000000000000000000000001000, instruction= 0000000001000100110100000100110,
opcode= 000000, rs= 00001, rt= 00010, rd= 01101, funct= 100110, imm16= 0110100000100110
read_data_1= 000000000000000000000000011101111, read_data_2= 000000000000000000000000011101111,
write_data_1= 000000000000000000000000000000000, write_data_2= 000000000000000000000000000000001,
ALUOp= 010, ALUControl= 011, ALUresult= 00000000000000000000000000000000, ALUzero= 1, extended= 0000000000000000010100000100110, mux_result= 000000000000
RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrite1= 1, RegWrite2= 1, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

lw Test 2: Passed

```
time= 440, clock= 1, PC= 00000000000000000000000000001011, instruction= 10001100000100000000000000000001,
opcode= 100011, rs= 00000, rt= 00000, rd= 00000, funct= 000001, imm16= 0000000000000001
read_data_1= 00000000000000000000000000000000, read_data_2= 000000000000000000000000000010000,
write_data_1= 111101111011111110111111101111, write_data_2= 000000000000000000000000000000011,
ALUOp= 000, ALUControl= 010, ALUresult= 00000000000000000000000000000001, ALUzero= 0, extended= 000000000000000000000000000001, mux_result= 000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 1, RegWrite1= 1, RegWrite2= 0, MemRead= 1, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

sw Test 1: Passed

```
time= 440, clock= 1, PC= 00000000000000000000000000001011, instruction= 10001100000100000000000000000001,
opcode= 100011, rs= 00000, rt= 10000, rd= 00000, funct= 000001, imm16= 0000000000000001
read_data_1= 00000000000000000000000000000000, read_data_2= 000000000000000000000000000010000,
write_data_1= 111101111011111110111111101111, write_data_2= 000000000000000000000000000000011,
ALUOp= 000, ALUControl= 010, ALUresult= 00000000000000000000000000000001, ALUzero= 0, extended= 000000000000000000000000000001, mux_result= 000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 1, RegWrite1= 1, RegWrite2= 0, MemRead= 1, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

sw Test 2: Passed

```
time= 440, clock= 1, PC= 00000000000000000000000000001011, instruction= 10001100000100000000000000000001,
opcode= 100011, rs= 00000, rt= 10000, rd= 00000, funct= 000001, imm16= 0000000000000001
read_data_1= 00000000000000000000000000000000, read_data_2= 000000000000000000000000000010000,
write_data_1= 111101111011111110111111101111, write_data_2= 000000000000000000000000000000011,
ALUOp= 000, ALUControl= 010, ALUresult= 00000000000000000000000000000001, ALUzero= 0, extended= 000000000000000000000000000001, mux_result= 000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 1, RegWrite1= 1, RegWrite2= 0, MemRead= 1, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

Data Memory After lw and sw test:

```
00000000000000000000000000000000
11110000111100001111000011110000
11110000111100001111000011110000
00000000000000000000000000000000
01010101010101010101010101010101
01010101010101010101010101010101
0000000000000000000000000000110
0000000000000000000000000000111
00000000000000000000000000001000
```

ori Test 1: Passed

```
time= 560, clock= 1, PC= 00000000000000000000000000001110, instruction= 00110100000100010000111100001111,
opcode= 001101, rs= 00000, rt= 10001, rd= 00001, funct= 001111, imm16= 0000111100001111
read_data_1= 00000000000000000000000000000000, read_data_2= 000000000000000000000000000010001,
write_data_1= 0000000000000000000000111100001111, write_data_2= 00000000000000000000000000000011,
ALUop= 100, ALUcontrol= 001, ALUresult= 000000000000000000000000111100001111, ALUzero= 0, extended= 00000000000000000000111100001111, mux_result= 0000000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 1
```

ori Test 2: Passed

```
time= 600, clock= 1, PC= 00000000000000000000000000001111, instruction= 00110100000100100000111111110000,
opcode= 001101, rs= 00000, rt= 10010, rd= 00001, funct= 110000, imm16= 0000111111110000
read_data_1= 00000000000000000000000000000000, read_data_2= 000000000000000000000000000010010,
write_data_1= 0000000000000000000000111111110000, write_data_2= 00000000000000000000000000000011,
ALUop= 100, ALUcontrol= 001, ALUresult= 0000000000000000000000111111110000, ALUzero= 0, extended= 00000000000000000000111111110000, mux_result= 0000000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 1, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 1
```

lui Test 1: Passed

```
time= 600, clock= 1, PC= 00000000000000000000000000001111, instruction= 00110100000100100000111111110000,
opcode= 001101, rs= 00000, rt= 10010, rd= 00001, funct= 110000, imm16= 0000111111110000
read_data_1= 00000000000000000000000000000000, read_data_2= 000000000000000000000000000010010,
write_data_1= 0000000000000000000000111111110000, write_data_2= 00000000000000000000000000000011,
ALUop= 100, ALUcontrol= 001, ALUresult= 0000000000000000000000111111110000, ALUzero= 0, extended= 00000000000000000000111111110000, mux_result= 0000000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 1
```

lui Test 2: Passed

```
time= 680, clock= 1, PC= 000000000000000000000000000010001, instruction= 00111110011101000000000011111111,
opcode= 001111, rs= 10011, rt= 10100, rd= 00000, funct= 111111, imm16= 0000000011111111
read_data_1= 11110000111100000000000000000000, read_data_2= 000000000000000000000000000010100,
write_data_1= 00000000111111110000000000000000, write_data_2= 00000000000000000000000000000011,
ALUop= 101, ALUcontrol= 101, ALUresult= 00000000111111110000000000000000, ALUzero= 0, extended= 000000000000000000000011111111, mux_result= 0000000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```

beq Test 1: Passed

```
time= 680, clock= 1, PC= 000000000000000000000000000010001, instruction= 00111110011101000000000011111111,
opcode= 001111, rs= 10011, rt= 10100, rd= 00000, funct= 111111, imm16= 0000000011111111
read_data_1= 11110000111100000000000000000000, read_data_2= 000000000000000000000000000010100,
write_data_1= 00000000111111110000000000000000, write_data_2= 00000000000000000000000000000011,
ALUop= 101, ALUcontrol= 101, ALUresult= 00000000111111110000000000000000, ALUzero= 0, extended= 000000000000000000000011111111, mux_result= 0000000000000000
RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrite1= 1, RegWrite2= 0, MemRead= 0, MemWrite= 0, Branch= 0, Branch_not= 0, Jump= 0, jal= 0, jr= 0, extend_type= 0
```


Assignment 4

[illegible]

Assignment 4

[illegible]

Türker Tercan
jr Test 2: Passed

[illegible]