## HOMEWORK 2

171044032

1- Assume for a particular year that a particular size chilp using slate-of-the-ant technology an contain I billion transistors. Assuming Moore's Law I doubling each 18 months) holds, how many translators will the same size chip be able to contain in ten years?

According to Moore's Law capacity doubling about every 18 months So ten years 10 years \* 12 months = 120 months

120 months / 18 months = 6.667 doublings

1 billion . 2 6.667 = 101. 617 billion

2- Evaluate the boolean equation F= (a AND b) OR c OR d for the given values of variables a,b,c and d:

a. a=1, b=1, c=1, d=0

b. a=0, b=1, c=1, d=0

F= ( I AND I) OR I OR O F= ( O AND I) OR I OR O

= 1 OR 1 OR O

= 0 OR 1 OR O

= 1

c. a=1, b=1, c=0, d=0
d. a=1, b=0, c=1, d=1

F= (I AND I) OR D OR O

F= ( O AND o) OR I OR I = 0 OR 1 OR 1

= 1 OR O DR O

= 1

= \

3- For the function F= a+a'b+ acd +c'

al List all variables

a variables: a, b, c, d

b) List all literals

7 literals : 0,0', b, a, c, d, c

c) List all product terms

a product terms ; a, o'b, acd, c'

4. Convert the function F shown in the truth table in the table to an equation Don't minimize the equation.

0 b c	F = a'b'c + a'bc'+ a'bc + obic + obc'+abc.
0 0 0	
001	
010	
011	
100	0
101	
110	
1 ( )	

b. Determine whether the boolean functions 
$$F = (a+b)' * a$$
 and  $G = a+b'$  are equivalent

a) Algebraic manipulation

F	α	ь	a+6	(a+b)	(a+b) a	F
•	000	0 -	0-	0	00	00
	ı	Ö	i	0	0	0
	١	<u></u>	l	0	0	٥

G/	Q	Ь	Ы	0+6	G
	0	0	1	77 (	
	0	1	0	0	٥
	1	0	١	1 =	1
	l	1	0	1	1

F. Using the combinational design process, create G-bit prime number detector. The arcuit has a inputs, N3, N2, N1 and N0 that corresponds G-bit number (N3 nos+ significant bit) and one output P that is I when the input is a prime number and that is 0 otherwise.

Step 1: Capture behavior

Prime numbers between 0 and 16 are 2,3,5,7,11 and 13. In these numbers, Primer be 1

N3	N2	NI	NO	P
0	0	0	0	0 0
0	0	0	1	0
0	0	t	٥	1
0	0	ī	l	1
0	t	0	0	0
0	ι	0	t	1
0	١	١	1 0	
0	1	ι ι		t
1	0	0	:0	٥
-11	0	0	1	0
t.	0	t	0	٥
Ţ	0	ı	1	l
1	1	0	0	0
1	١	0	1	l
١	١	, ,	0	0
ĺ	ì	1 1	1	0


Step 2A! Oreate equations

P = N3'N2'N1N0' + N3'N2'N1 N0

+ N3'N2N1'N0 + N3'N2N1'N0

+ N3 N2'N1N0 + N3N2N1'N0

Step 28: Implement as a gate-based circult



8. A network router connects multiple computers together and allows them to send message to each other. If two or more computers send messages simultaneously, the messages "collide" and the messages must be resent. Using the combinantional design process 2.5 Table, create a collision detection circuit for a router that connects 4 computers. The arcuit has 4 inputs labeled 40 through M3 that are 1 when corresponding computer is sending a message and 0 otherwise. The circuit has one output labeled C that is 1 when a collision

5	detect	ed	and	0	otherwise.
	Step 1	- a	ature	B	eraylor

•				
M3	M2	МΙ	MO	c
0	0	0	0	0
000000000	000	0	1	000
0	٥	ŧ	0	0
0	٥	1	1	1
0	1	٥	0	0
٥	l	0	1 -	1
0	1	ı	0	1
	ŧ	t	t	4
ı	0	٥	0	٥
1	000	0	ı	ŧ
(	0	١	0	ι
(	0	1	(	(
ì	,	0	0	(
1	ì		(	1
1	i	ì	0	!

Step 2A Create an equation

As you can see, there is 1s more than

Os. So we can write an equation that inverse of 1+

C'= M3M2M1H0+ M3H2H1M0' + H3H2H1'H0

+ M3M2'M1 M0 + M3' M2 M1 M0

Step 2B: Implement as a gate-based circuit

