

Project Report - CSE332

Topic: 16-bit Processor



Name: Md.Tahrim Faroque Tushar

ID: 1621148642

Name: Abdur Rab Dhruba

ID: 1712441642

Name: Kazi Nabiul Alam

ID: 1711217642

Name: Alisa Hossain

ID: 1522014042

Sec: 10

Date: 18-04-2019

Submitted To:

Prof. Dr. Khaleda Ali (KDA1)

Department of Electrical and Computer Engineering

1. Number of Operands: R-format->3 operands
I-format->2 operands

- 2. Types Of operand: Register-Register based or, Load-Store Based
- <u>3. Operations:</u> Opcode is 4 bits and functionality is 3 bits, so total 7 bits are reserved for different operations. By using those bits, we can do 128 operations. Because in binary, for example if we have 2 bits, we can $2^2 = 4$ operations. We can assign them or, select them by using multiplexers (MUX) such as 00, 01, 10, 11. So, with 7 bits we can do $2^7 = 128$ operations.

4. Operations Type:

Arithmetic Operation:

- 1) Addition
- 2) Subtraction
- 3) Multiplication
- 4) Division
- 5) Immediate Addition

Logical Operation:

- 1) AND
- 2) OR
- 3) NOT

Branch Type Operations:

- 1) Branch on equal
- 2) Branch on not equal
- 3) Branch on greater than
- 4) Branch on greater than or equal
- 5) Branch on less than
- 6) Branch on less than or equal

5 from Arithmetic, 3 from Logical and 6 from branch category

Operation	Туре	Format	Opcode	funct	Instruction
ADD	Arithmetic	R-format	1010	000	ADD r ₀ , r ₁ , r ₂
SUB	Arithmetic	R-format	1010	010	SUB r ₀ , r ₁ , r ₂
AND	Logical	R-format	1010	100	AND r ₃ , r ₄ , r ₅
OR	Logical	R-format	1010	101	OR r ₃ , r ₄ , r ₅
ADDI	Arithmetic	I-format	0011	XXX	ADDI r ₈ , r ₇ , 100
BEQ	Conditional Branch	I-format	0010	XXX	beq r ₅ , r ₆ , 100
SLT	Logical	R-format	1010	011	slt r _{5,} r ₆ , r ₇
LW	Load-store	I-format	0000	XXX	lw r ₅ , (r ₆)0
SW	Load-store	I-format	0001	XXX	sw r ₅ , (r ₆)0

5. Formats:

R-format:

Name	Bit Fields							
Opcode	$r_s(1^{st} \text{ source})$ $r_t(2^{nd} \text{ source})$ $r_d(destination)$ funct							
4 bits	3 bits	3 bits	3 bits	3 bits				

I-format:

Name		Bit Fields	
Opcode	r _s (1 st source)	r _t (destination)	Immediate/address
4 bits	3 bits	3 bits	6 bits

6. List of Registers:

Registers	Values
r ₀	000
r ₁	001
r ₂	010
r ₃	011
r ₄	100
r ₅	101
r ₆	110
r ₇	111




Fig: 16-bit Register




Fig: 1-bit ALU




Fig: 16-bit ALU

*Control Unit:

Im	Ор	R	ALU	Memto	Reg	Mem	Mem	PC	ALU	ALU
	Code	е	Src	Reg	Write	Read	Wr	Src	Op1	Op2
		g								
		D								
		st								
R	1010	1	0	0	1	0	0	0	1	0
LW	0000	0	1	1	1	1	0	0	0	0
SW	0001	0	1	0	0	0	1	0	0	0
BEQ	0010	0	0	0	0	0	0	1	0	1
ADDI	0011	0	1	0	1	0	0	0	0	0




Fig: Control unit

* ALU Control Unit:

ALUOp1	ALUOp1	F2	F1	F0	Bin	S1	S0	
1	0	1	0	0	0	0	0	AND
1	0	1	0	1	0	0	1	OR
1	0	0	0	0	0	1	0	ADD
1	0	0	1	0	1	1	0	SUB
0	0	Х	X	Х	0	1	0	ADD
1	0	0	1	1	1	1	1	SLT
0	1	Х	X	X	1	1	0	SUB




Fig: ALU Control unit




Fig: 16-bit Processor/Datapath

Fig: Assembly Code

```
\red_{f c} compiler_core.py 	imes \red_{f d} hex_code.txt 	imes \red_{f d} assembly_code.txt 	imes
                                               machine_code.txt
         0011000111000000
         1010000000010000
         0011000011001010
         1010011010001011
         0010000001000101
         0000101100000000
         1010100111111000
         0011010010000001
         0011101101000001
         0010000000001001
10
11
         0001111000001011
12
```

Fig: Binary Machine Code

```
1 v2.0 raw
2 31c0 a010 30ca a4cb 2045 b00 a9f8 3481
3 3b41 2039 1e3b
4
```

Fig: Hexadecimal Output

THANK YOU!