
### Aim:

Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice or Cadence and Magic/Cadence tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.


#### LtSpice Simulation:

The overall block diagram of cascode amplifier with other blocks:




#### A) 180 nm Technology:


Simulation The following images show circuits made in LtSpice for Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (180nm). W/L were set according to the given values in Beta Multiplier and Cascode Current Mirror. For Cascode Amplifier, this ratio was found by calculations shown in next section.



Beta Multiplier




Cascode Current Mirror




Cascode Amplifier


Output
The Simulation outputs obtained were:



**Output Waveform** 




Vbias Values



Frequency Response

Calculations:

```
For 180 nm technology
 Av= 20 V/V
 Power Dissipation K5mW
  Unity Gain Bandwidth > 500 KMZ
 1 my Cox = 175.4 MA/V" , Vthy = 0.50V
 1 up Cox = -35.6 up/V2 , Vthp =-0.51 V
  Calculation.
  Considering the frequency pole location at.
       1 p = 1.5 MN2
   (Bandwidth >500 KMz
   We know Ros 1
2x fpCL
              Ro = 1
2×x×1.5×106×10-12
                Ro = 106103.23.2
    Now |9m Ro | = 9 ain = 20.
             dm= 20 = = 1.8 x 15 45
                  106103.3
     All mosfets are in saturation and same
     current flows through all of them, and also because the circuit is cascode amplifier.
         VDS = Vgs-Vth = Vov
```



Calculating 
$$\frac{N}{2}$$
 $\frac{3n}{2} = \frac{4n}{4n} \left( \cos \left( \frac{N}{L} \right) \left( \frac{V_{45} - V_{m}}{L} \right) \right)$ 
 $\frac{9n}{4n} = \frac{9n}{4n} \left( \cos \left( \frac{V_{45} - V_{m}}{L} \right) \right)$ 
 $\frac{1.8 \times 10^{-4}}{2 \times 17.5 \cdot 4 \times 0.2} \times 10^{-6}$ 
 $\frac{N}{L} = \frac{1.8 \times 10^{-4}}{2 \times 17.5 \cdot 4 \times 0.2} \times 10^{-6}$ 
 $\frac{N}{L} = \frac{1}{2} = \frac{1}{2}$ 


Comparing Simulation and Spice results:

Theres	tical Values	Sim	Mahon Risults
Vbiasp	-		1.136 V
Vbiasl	>1.1 V		1.16 V
V bias 2	>0.91		1.06 V
V brias 3	€0.9٧		1 1 12 Y
Vs (20)	0.71		0.655
ما	18.57na	and V	9-8 u A V 68-0
Av	2683		25.10B
PD	< 5 mw	100	0.0176 mm


# 22 nm Technology:

# Output


The Simulation outputs obtained were:



Output Waveform



#### Vbias Values



Frequency Response

## Calculations

```
For 22nm technology!
Given,
 Av= 20 V/V
                          Power Dissipation < 5 mm
                         UGB >500KMZ
 VDD = 0.8V
                          1 = 0 .01
 Cu = 1pf
 Vtn = 0.50308Y
                         Ma Cox = 100 MA/V 2
 V++ P = - 0.4606
                         MP COX = 50 uA/V2
  Calculations:
 Considering the frequency pole location at 1.5 MMZ
  Rout = 1
2xxx 1-5x10 x 10-12
                          = 106103.3
  [3 m Ro] = 20
     Jm= 20
106103.3 = 1.885 x154
  VDS = 0.2 V (Industrial standard)
  Vos: Vgs-Vth = Vor = 0.2V
    D= 1 un Cox W VN (THA)
  2 10 = un (ox (w) Vor (++1)
  9m = un Cox (w) Vor (the)
    1.885 x154= 100 x 15 6 x (w) x 0.2 x mar.
     \left(\frac{C}{N}\right)^{N} = \frac{1.885}{0.5} = 9.425
```

V bras 3 = 0-7 V

(3) For M<sub>3</sub>

$$\frac{V_{05-0-2}}{V_{5}-V_{0}} = 0.2V$$


$$V_{5} = 0.2V + 0.4 = 0.6V$$

Va = 0-6 - 0-3 - 0-2

V4= 0.11


V bias 2 > 0.1 V

V bias # > 0-3 V



### Comparing Simulation and Spice results:


Vbias p Vbias 2 Vbias 3 Vs (dc) 10 Av P.D UhB	Thereotical Values  >0.2v  >0.1v  50.7v  0.5v  19.18uA  2683  <5mw  >500kM2	Simulation results  0.24 V  0.20 V  0.11 V  0.24 V  0.58 V  28.101 UA  25 dB  0.00648mW  2.1 MHz
--	---	--



## NGSpice results:


```
Voltage
Node
vbias1
                                       1.31368
vdd
                                           1.8
vbias3
                                      0.478804
vbias4
                                      0.486818
vbias2
                                       1.32635
vbiasp
                                         1.196
v2#branch
v1#branch
                                  -2.25629e-06
Reference value : 0.00000e+00
No. of Data Rows : 59
ngspice 2 ->
```


# **Current Amplifier**



# NGSpice results :

Node	Voltage
vdd	1.8
vbias1	1.12685
vout	1.68806
vbias2	1.07917
vbias3	0.650134
vin	0.645
v5#branch	0
v4#branch	0
v3#branch	0
v2#branch	0
v1#branch	-6.7261e-06





### Observed difference between 180nm and 22nm Technology:

- In general, all the Vbias values and current is lower for 22nm Technology. Thus the Power consumed by 22nm Technology is less than 180nm Technology.
- The Unity gain Bandwidth and hence cut-off frequency of 22nm is higher.
- Since 22nm mosfets are small (8 times smaller than 180nm), they can be packed closer on layout and more transisters can be placed on a chip. This leads to improved performance.
- Howerver due to small size, 22nm mosfet layouts are difficult to design, and this might increase its cost.

#### Conclusion:

Thus we simulated Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (for both 180nm and 22nm Technology) on LtSpice. The simulation results obtained were close to the theoretical ones and satisfied all the required performance specifications. We also designed the layout for Cascode Current Mirror and Cascode Amplifier on Magic (only for 180nm Technology). Finally, we compared both 180nm and 22nm Technology based on LtSpice Simulation and Magic Layout.