

Birla Vishvakarma Mahavidyalaya Engineering Collage (An Autonomous Institution) Vallabh Vidyanagar - 388 120 Affiliated to Gujarat Technological University

A.Y. 2023

Assignment: I

Course Title: Digital System Design **Name:** Galaiya Tushar Jagdishbhai

Id no: 21EL054

Batch: C04

Course Code: 3EL42

Q-1 Write a Verilog code for 2*4 decoder.


```
module decoder_24(
          input [1:0] x,
           output reg [3:0] y
 3
             always @ (*)
 7
           begin : mux
           y=4'b0000;
 8
            case(x)
 9
10
            2'b00 : y[0] = 1'b1;
11
            2'b01 : y[1] = 1'b1;
12
            2'b10 : y[2] = 1'b1;
13
            2'b11 : y[3] = 1'b1;
15
            endcase
17
            end
18
19
       endmodule
```

BVM ENGINEERING COLLEGE

TESTBENCH:

```
1
                                             module decoder_24_tb;
                                               reg [1:0]x;
       3
                                                       wire [3:0]y;
                                                 decoder_24 uut(x,y);
                                                  initial begin
                                                                                    \label{thm:smonitor} $$ monitor($time \mid "x0= \%b \mid x1= \%b \mid y1= \%b \mid y2= \%b \mid y3= \%b \mid y4= \%b \mid , x[0], x[1], y[1], y[2], y[3], y[4]); $$ $$ $$ monitor($time \mid "x0= \%b \mid x1= \%b \mid y1= \%b \mid y3= \%b \mid y4= \%b \mid y4=
10
11
12
                                               end
13
                                                                    //y = 4^{\circ}b0000;
14
                                                                  // decoder_24 uut(x,y);
15
                                                                 initial begin
                                                                       // y =4'b0000;
17
18
                                                                     #10 x[0]=0 ;x[1]=0;
19
                                                                       #10 x[0]=0 ;x[1]=1;
                                                                     #10 x[0]=1 ;x[1]=0;
20
21
                                                                    #10 x[0]=1 ;x[1]=1;
22
23
                                                                     end
25
                                                               initial begin
26
                                                                        $dumpfile("dump.vcd");
28
                                                                             $dumpvars(0);
 29
31
                                           endmodule
```

OUTPUT:



Q-2 Write a Verilog code for full subtractor.

```
module full_subtractor(
1
2
            input x,
3
           input y,
            input z,
4
            output diff,
5
           output borrow
6
            );
            assign diff = x^y^z;
9
            assign borrow = \sim x^y \mid \sim x^z \mid y^z;
10
11 endmodule
```

TESTBENCH:

```
module full_subractor_tb;
       reg x,y,z;
        wire diff,borrow;
       initial begin
          monitor(time | "x = %b | y = %b | z = %b | diff = %b | borrow = %b ",x,y,z,diff,borrow);
 8
 9
11
       full_subtractor uut(x,y,z,diff,borrow);
12
14
      initial begin
15
16
17
         #000 x=0; y=0; z=0;
        #100 x=0; y=0; z=1;
18
19
         #100 x=0; y=1; z=0;
         #100 x=0; y=1; z=1;
21
         #100 x=1; y=0; z=0;
22
         #100 x=1; y=0; z=1;
         #100 x=1; y=1; z=0;
24
         #100 x=1; y=1; z=1;
25
        #100 $finish;
27
28
        end
      initial begin
30
31
         $dumpfile("dump.vcd");
32
33
        $dumpvars(0);
34
```

OUTPUT:

```
At time 0: a=0 b=0, Bin=0, difference=0, borrow=0
At time 1: a=0 b=0, Bin=1, difference=1, borrow=1
At time 2: a=0 b=1, Bin=0, difference=1, borrow=1
At time 3: a=0 b=1, Bin=1, difference=0, borrow=1
At time 4: a=1 b=0, Bin=0, difference=1, borrow=0
At time 5: a=1 b=0, Bin=1, difference=0, borrow=0
At time 6: a=1 b=1, Bin=0, difference=0, borrow=0
At time 7: a=1 b=1. Bin=1, difference=1. borrow=1
```

Q-3 Write a Verilog code for 2-bit comparator.


```
module comparator_2bit(
 2
            input x1,
            input x0,
            input y1,
            input y0,
            output x_greater_than_y,
 7
            output x_less_than_y,
            output x_equal_to_y
 8
            );
 9
            wire a,b;
10
11
            assign a=(x1^y1);
            assign b=(x0^y0);
12
            assign x_greater_than_y = x1*(\sim y1) | (\sim a*x0*(\sim y0));
13
            assign x_less_than_y = (\sim x1)*y1 \mid (\sim a*(\sim x0)*y0);
14
            assign x_equal_to_y = ~b*~a;
15
16
17
        endmodule
```

BVM ENGINEERING COLLEGE

TESTBENCH:

```
module comparator_2bit_tb;
   1
   2
    3
                                    reg x0,x1,y0,y1;
                                    wire x_greater_than_y, x_less_than_y,x_equal_to_y;
    4
    6
                                    initial begin
                                                 monitor(time | x0 = b | x1 = b | y0 = b | y1 = x | x_{greater_than_y} = b | x_{equal_to_y} 
10
                                       comparator_2bit uut(x0,x1,y0,y1,x_greater_than_y,x_less_than_y,x_equal_to_y);
                                    initial begin
15
17
                                           #000 x0=1'b0; x1=1'b0; y0=1'b0; y1=1'b0;
18
                                           #100 x0=1'b0; x1=1'b1; y0=1'b0; y1=1'b1;
                                           #100 x0=1'b1; x1=1'b0; y0=1'b1; y1=1'b0;
19
                                           #100 x0=1'b1; x1=1'b1; y0=1'b1; y1=1'b1;
20
21
                                       #100 $finish;
22
23
                                     end
24
25
                                    initial begin
26
27
                                          $dumpfile("dump.vcd");
28
                                           $dumpvars(0);
29
                                     end
30
31
                             endmodule
```

OUTPUT:-




Q-4 Write a Verilog code for 3 bit binary to gray convertor.

```
module grey_3(
 1
           input a,
 2
           input b,
 3
           input c,
 4
           output x,
 5
           output y,
 6
           output z
 7
           );
 8
 9
           assign x = a;
10
           assign y= a^b;
11
           assign z= b^c;
12
13
14
       endmodule
```

TESTBENCH:

```
1
      module grey_3_tb;
 2
 3
       reg a,b,c;
        wire x,y,z;
 6
        initial begin
             monitor(time | "a = \%b | b = \%b | c = \%b | x = \%b | y = \%b | z = \%b ",a,b,c,x,y,z);
 8
 9
10
          end
11
         grey_3 uut(a,b,c,x,y,z);
12
13
          initial begin
15
              #0 a=0; b=0; c=0;
              #100 a=0; b=0; c=1;
17
18
              #100 a=0; b=1; c=0;
              #100 a=0; b=1; c=1;
19
              #100 a=1; b=0; c=0;
21
              #100 a=1; b=0; c=1;
              #100 a=1; b=1; c=0;
              #100 a=1; b=1; c=1;
23
25
              #100 $finish;
          end
27
          initial begin
             $dumpfile("dump.vcd");
29
30
              $dumpvars(0);
31
            end
      endmodule
```

OUTPUT:




Q-5 Write a Verilog code for BCD to excess 3 convertor.

```
1
        module bcd_excess3(
 2
             input w,
             input x,
 3
 4
             input y,
 5
             input z,
             output a,
 6
             output b,
 7
             output c,
 8
             output d
 9
10
             );
11
             assign a = w | (x*y) | (x*z);
12
             assign b = \sim x*y \mid \sim x*z \mid x*(\sim y)*(\sim z);
13
             assign c = \sim(y^z);
14
15
             assign d = \sim z;
16
        endmodule
17
```

TESTBENCH:

```
2
                         module bcd_excess3_tb;
   4
                                        reg w,x,y,z;
                                        wire a,b,c,d;
                                    initial begin
    8
                                                        monitor(time | w = b | x = b | y = b | z = b | a = b | b = b | c = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b | d = b
  9
10
11
                                            end
12
13
14
                                   bcd_excess3 uut(w,x,y,z,a,b,c,d);
15
16
                                    initial begin
17
                                                        #000 w=0; x=0; y=0; z=0;
                                                      #100 w=0; x=0; y=0; z=1;
19
20
                                                        #100 w=0; x=0; y=1; z=0;
21
                                                        #100 w=0; x=0; y=1; z=1;
22
                                                      #100 w=0; x=1; y=0; z=0;
                                                    #100 w=0; x=1; y=0; z=1;
24
                                                    #100 w=0; x=1; y=1; z=0;
                                                      #100 w=0; x=1; y=1; z=1;
25
                                                      #100 w=1; x=0; y=0; z=0;
                                                   #100 w=1; x=0; y=0; z=1;
27
                                                   #100 $finish;
28
29
                                    end
30
31
                                    initial begin
32
                                                    $dumpfile("dump.vcd");
33
34
                                                      $dumpvars(0);
35
                                              end
37
                  endmodule
```

OUTPUT:-



BVM ENGINEERING COLLEGE		
Digital System Design - 3EL042	21EL054	21 /