


Data Cache Tag Mechanism



Designer: Todor Arnaudov


Date: 04.03.2008

Appendix to design documentation


Table of Contents

- 3 – Tag Logic
- 4 – LRU Logic Interface
- 5 – Tag Logic Interface
- 6 – Set Interface
- 7 – LRU Logic


Tag Logic with Set 0




LRU Logic Interface



Tag Logic Interface



Set Interface for Set N [0..3]



LRU Logic

